

638-456.

Features

Single 3.3-Volt Read and Write Operations CMOS SuperFlash EEPROM Technology

Endurance: 100,000 Cycles (typical)
Greater than 10 years Data Retention

Low Power Consumption:

Active Current: 10 mA (typical) Standby Current: 10 µA (typical)

Fast Page-Write Operation

128 Bytes per Page

Page-Write Cycle: 5 ms (typical)
Complete Memory Rewrite: 5 sec. (typical)
Effective Byte-write Cycle Time: 39 µs (typical)

Fast Access Time: 150, 200 and 250 ns Latched Address and Data Automatic Write Timing with Internal $V_{\rm pp}$ Generation End of Write Detection

Toggle Bit
Data# Polling
Hardware and Software Data Protection
TTL I/O Compatibility
JEDEC Standard Byte-Wide EEPROM Pinouts
Packages Available

32-pin TSOP 32-Lead PLCC 32-pin Plastic DIP

Product Description

The 29LE010 is a 128K x 8 CMOS page mode EEPROM manufactured with SST's proprietary, high performance CMOS SuperFlash EEPROM Technology. Breakthroughs in EEPROM cell design and process architecture attain better reliability and manufacturability compared with alternate approaches. The 29LE010 writes with a 3.3-volt-only power supply. Internal erase/program is transparent to the user. The 29LE010 conforms to JEDEC standard pinouts for bytewide memories and is compatible with existing industry standard EPROM, flash EPROM and EEPROM pinouts.

Featuring high performance page write, the 29LE010 provides a typical byte-write time of 39 μ sec. The entire memory, i.e., 128K bytes, can be written in as little as 5 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of a write cycle. To protect against inadvertent write, the 29LE010 has on-chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the 29LE010 is offered with a guaranteed page-write endurance of 10^4 or 10^3 cycles. Data retention is rated at greater than 10 years.

The 29LE010 is best suited for low voltage applications that require reprogrammable nonvolatile storage of program or data memory for laptop computers, notebook computers, cellar telephones, or other low power portable applications. For all system applications, the 29LE010 significantly lowers power consumption, when compared with 5 volt EEPROM or EPROM approaches. In addition, the EEPROM technology makes-convenient and economical updating of codes and control programs on-line possible. The 29LE010 improves flexibility while lowering the cost for

program and configuration storage applications such as operating systems, BIOS, control programs, software I/O drivers, fonts, or archives.

To meet high density, surface mount requirements, the 29LE010 is offered in 32-pin TSOP and 32-lead PLCC packages. A 600-mil, 32-pin PDIP package is available. The industry standard 32-pin TSOP represents the latest in advanced IC packaging, offering the highest function to area ratio.

Device Operation

The SST page mode EEPROM offers in-circuit electrical erasing and programming capability. The 29LE010 is compatible with industry standard EEPROM pinout and functionality.

Read

The read operation of the 29LE010 is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power will be consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the timing waveforms for further details (Figure 3).

Write

The write operation consists of two steps initiated by forcing CE# and WE# low, and OE# high. Step 1 is the byteload cycle to a page buffer of the 29LE010. Step 2 is an internally controlled write cycle, for writing the data loaded in



he page buffer into the memory array for nonvolatile storage. During the byte-load cycle, the addresses are latched by the alling edge of either CE# or WE# whichever occurs last. The data is latched by the rising edge of either CE# or WE# whichever occurs first. The internal write cycle is initiated after the rising edge of either CE# or WE# whichever occurs first. The write cycle, once initiated, will continue to completion, typically within 5 ms. See Figures 4 and 5 for WE# and CE# controlled write cycle timing waveforms and Figure 12 for a flowchart.

The write operation has two functional cycles; the page load cycle and the internal write cycle. The page load cycle consists of loading 1 to 128 bytes of data into the page buffer. The internal write cycle consists of the T_{BLCO} time-out and the write timer operation. During the write operation, the only valid reads are Data# Polling and Toggle Bit.

The page-write operation allows the loading of up to 128 bytes of data into the page buffer of the 29LE010 before the initiation of the internal write cycle. During the internal write cycle, all the data in the page buffer is written simultaneously into the memory array. Hence, the page-write feature of 29LE010 allows the entire memory to be written in as little as 5 seconds. During the internal write cycle, the host is free to perform additional tasks, such as to fetch data from other locations in the system to set up the write to the next page. In each page-write operation, all the bytes that are loaded into the page buffer must have the same page address, i.e. A7 through A₁₆. Any byte not loaded with user data will be written to FF.

See Figure 4 for the page-write cycle timing waveforms. If after the initial byte-load cycle, the host loads a second byte into the page buffer within a byte-load cycle time (T_{BLC}) of 200 μ s, the 29LE010 will stay in the page load cycle. Additional bytes are then loaded consecutively. The page load cycle will be terminated if no additional byte is loaded into the page buffer within 300 μ s (T_{BLCO}) from the last byte-load cycle, i.e., no subsequent WE# or CE# high-to-low transition after the last rising edge of WE# or CE#. Data in the page buffer can be changed by a subsequent byte-load cycle. The page load period can continue indefinitely as long as the host continues to load the device within the byte-load cycle time of 200 μ s. The page to be loaded is determined by the page address of the last byte loaded.

Write Operation Status Detection

The 29LE010 provides two software means to detect the completion of a write cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$) and Toggle# Bit (DQ $_6$). The end

of write detection mode is enabled after the rising edge of either CE# or WE# whichever occurs first, which initiates internal write cycle.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system will possibly get an erroneous result, i.e. valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

Data# Polling (DQ7)

When the 29LE010 is in the internal write cycle, any attempt to read DQ_7 of the last byte loaded during the byte-load cycle will receive the complement of the true data. Once the write cycle is completed, DQ_7 will show true data. The device is then ready for the next operation. See Figure 6 for Data Polling timing waveforms and Figure 13 for a flowchart.

Toggle Bit (DQ₆)

During the internal write cycle, any consecutive attempts to read DQ_6 will produce alternating 0's and 1's, i.e. toggling between 0 and 1. When the write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 7 for Toggle Bit timing waveforms and Figure 13 for a flowchart.

Data Protection

The 29LE010 provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 15 ns will not initiate a write cycle.

 V_{CC} Power Up/Down Detection: The write operation is inhibited when V_{CC} is less than 2.5 V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The 29LE010 provides the JEDEC approved optional software data protection scheme. With this scheme, any



write operation requires the inclusion of a series of three byte-load operations to precede the data loading operation. The three byte-load sequence is typically used to initiate the write cycle, providing optimal protection from inadvertent write operations, e.g., during the system power-up or power-down. The 29LE010 is shipped with the software data protection disabled.

The software protection scheme can be enabled by applying the three-byte sequence to the device, in a page-load cycle (Figure 8). The device will then be automatically set into the data protection mode. Any subsequent write operation will require the preceding three-byte sequence. See Table 3 for the specific codes and Figure 8 for the timing waveforms. To set the device to the unprotected mode, a six-byte sequence is required. See Table 3 for specific codes and Figure 9 for the timing waveforms. If a write is attempted while SDP is enabled the device will be in a non-accessible state for $\sim 300~\mu s$. SST recommends that Software Data Protect always be enabled. See Figure 14 for a flowchart.

The Software Data Protect operation is a global command, affecting the entire memory array once enabled (or disabled). Therefore using SDP for a single page write will enable SDP for the entire array. Single pages by themselves cannot be SDP enabled or disabled.

3.3-volt-Only Software Chip-Erase

The SST 29LE010 provides a chip-erase mode, which allows the user to clear the memory array to the "1" state. This is useful when the entire device must be quickly erased.

The software chip-erase mode is initiated by issuing the specific six-byte loading sequence, as in the Software Data Protection operation. After the loading cycle, the device enters into an internally timed cycle similar to the write cycle.

See Table 4 for specific codes and Figure 10 for the timing waveform and Figure 15 for a flowchart.

Product Identification

The product identification mode identifies the device and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by an external programmer to identify the correct program algorithm for the SST 29LE010. Users may wish to use the software product identification operation to identify the part (i.e., using the device code). For details, see Table 2 for hardware operation or Table 5 for software operation and Figure 15 for a flowchart. The manufacture and device codes are the same for both operations.

Product Identification Table

	BYTE	DATA
Manufacturer Code	0000 H	BF H
Device Code	0001 H	07 H






Figure 1A: Standard and Reverse Pin Assignments for 32-pin TSOP Packages.




Figure 1B: Pin Assignments for 32-pin Plastic DIPs and 32-lead PLCC.




Figure 2: Functional Block Diagram of 29LE010



Table 1: Pin Description

Symbol	Pin Name	Functions
A ₁₆ - A ₇	Row Address Inputs	To provide memory addresses. Row addresses define a page for a write cycle.
A _e - A _o	Column Address Inputs	Column Addresses are toggled to load page data.
A ₆ - A ₀ DQ ₇ - DQ ₀	Data Input/Output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low. CE# high puts the device to standby.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the write operation.
V _{cc} V _{ss} NC	Power Supply Ground	To provide 3.3-volt supply (±0.3V)
NC	No Connection	Unconnected pins.

Table 2: Operation Modes Selection

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V _{IL}	V _{IH}	D _{out}	A _{IN}
Write	V _{IL}	V _{IH}	V _{iL}	D _{IN}	A _{IN}
Standby	V _{ir}	X	X	High Z	x ["]
Write Inhibit	Χ	V _{IL}	X	High Z/D _{out}	X
Write Inhibit	X	X	V _{IH}	High Z/D _{out}	X
Software Chip Erase	V _{IL}	V _{IH}	V _{IL}	D _{IN}	A _{IN}
Destruction of the	.,			Manufacturer Code (BF)	$A_{16}-A_{1} = V_{IL} A_{9} = 12V A_{0} = V_{IL}$
Product Identification Hardware Mode Software Mode SDP Enable & Disable Mode Software Chip Erase	V _{IL}	V _{IL}	V _{iH}	Device Code (07)	A_{16} - A_{1} = V_{IL} A_{9} = 12V A_{0} = V_{IH} See Table 5 See Table 3 See Table 4



Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ⁽¹⁾	Endurance	1,000 & 10,000	Cycles	MIL-STD 883, Method 1033
T _{DR} ⁽¹⁾	Data Retention	10	Years	MIL-STD 883, Method 1008
V _{ZAP_HBM} ⁽¹⁾	ESD Susceptibility Human Body Model	1,000	Volts	MIL-STD 883, Method 3015
V _{ZAP_MM} ⁽¹⁾	ESD Susceptibility Machine Model	200	Volts	JEDEC
l _{LTH} ⁽¹⁾	Latch-up	100	mA	JEDEC Standard 17

Note: (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 3: Software Data Protection Command Code

Byte Sequence	To Enable F	Protection	To Disable Protection		
Dyte ocquerios	Address ⁽¹⁾	Data	Address ⁽¹⁾	Data	
0 Write 1 Write 2 Write 3 Write 4 Write 5 Write	5555H 2AAAH 5555H	AAH 55H AOH	5555H 2AAAH 5555H 5555H 2AAAH 5555H	AAH 55H 80H AAH 55H 20H	

⁽¹⁾ Address format A₁₄-A₀ (Hex)



Table 4: Software Chip-Erase Command Code

Byte Sequence	e Sequence Address ⁽¹⁾	
0 Write	5555H	AAH
1 Write	2AAAH	55H
2 Write	5555H	80H
3 Write	5555H	AAH
4 Write	2AAAH	55H
5 Write	5555H	10H

⁽¹⁾ Address format A₁₄-A₀ (Hex)

Table 5: Software Product ID Entry Command Code and Exit Command Code

Byte Sequence	Product ID Entry		Product ID Exit		
	Address	Data	Address	Data	
0 Write	5555H	AAH	5555H	AAH	
1 Write	2AAAH	55H	2AAAH	55H	
2 Write	5555H	80H	5555H	F0H	
3 Write	5555H	AAH			
4 Write	2AAAH	55H			
5 Write	5555H	60H			

Notes for Software Product ID Command Code:

- 1. Command Code Address format: A14-A0 (Hex)
- 2.With A₁₄-A₁=0;
 - SST Manufacturer Code = BFH is read with A_0 =0 29LE010 Device Code = 07H is read with A_0 =1
- 3. The device does not remain in Software Product ID Mode if powered down.
- 4. Addresses > A₁₄ are "Don't Care".



Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Storage Temperature	
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V_{cc} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to V _{cc} + 1.0V
A Dis to Crowned Botontial	-0.5V to 14.0V
Voltage on A _g Pin to Ground Potential	
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Through the Lord Coldering Temperature (3 Seconds)	240°C
Surface Mount Lead Soldering Temperature (3 Seconds)	
Output Short Circuit Current(1)	100 mA

Operating Range

Ambient Temp

0°C to +70°C -40°C to +85°C

V _{cc}	١
3.3V±0.3V	

3.3V±0.3V

AC Conditions of Test

Input Rise/Fall Time Output Load See Figure 11	10 ns 1 TTL Gate and C _L =100pf
--	---

DC Operating Characteristics

Range

Commercial

Industrial

		Lin	nits	_	
Symbol	Parameter	Min	Max	Units	Test Conditions
	Dawer Curphy Current				CE#=OE#=V _{II} , WE#=V _{IH} , all I/Os open
l _{cc}	Power Supply Current		12	mA	Address input=V _{II} /V _{IH} , at f=1/T _{RC} Min
	Read		·-		V _{cc} = V _{cc} max
	Write		15	mA	CĔ#=WĔ#=V _{II} , OE#=V _{III} V _{cc} =V _{cc} max
1	Standby V _{cc} Current		1	mA	CE#=OE#=WE#=V _{IH} V _{CC} = V _{CC} mex
SB1	(TTL input)				., 55
1	Standby V _{cc} Current		15	μΑ	CE#=OE#=WE#=V _{cc} - 0.3V
SB2	(CMOS input)				V _{cc} = V _{cc} max
1	Input Leakage Current		1	μΑ	$V_{IN} = GND$ to V_{CC} , $V_{CC} = V_{CC}$ max
լ 	Output Leakage Current		10	μА	$V_{\text{OUT}}^{\text{T}}$ = GND to V_{cc} , $V_{\text{cc}} = V_{\text{cc}}$ max
'LO	Input Low Voltage		0.8	V	$V_{cc} = V_{cc} max$
I _{LO} V _{IL} V _{IH}	Input High Voltage	2.0		V	$V_{cc} = V_{cc} max$
V _{OL}	Output Low Voltage		0.4	V	$I_{oL} = 100 \mu\text{A} V_{cc} = V_{cc} \text{min}$
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -100\mu \dot{A}$, $V_{CC} = V_{CC} min$

Note: (1) Outputs shorted for no more than one second. No more than one output shorted at a time.



Power-up Timings

Symbol	Parameter Maximum		Units	
T _{PU.READ}	Power-up to Read Operation	100	μs	
T _{PU.WRITE}	Power-up to Write Operation	5	ms	

Capacitance (Ta=25°C, f=1 MHz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{vo} (1)	I/O Pin Capacitance	V _{vo} = 0V	12 pf
C _{IN} (1)	Input Capacitance	V _{IN} = 0V	6 pf

Note: ⁽¹⁾ This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



AC Characteristics

Read Cycle Timing Parameters

Symbol	Parameter	29LE0	29LE010-150		29LE010-200		29LE010-250	
		Min	Max	Min	Max	Min	Max	Max Units
Тяс	Read Cycle Time	150		200		250		ns
TCE	Chip Enable Access Time		150		200		250	ns
TAA	Address Access Time		150		200		250	ns
Toe	Output Enable Access Time		90		100		120	ns
	CE# Low to Active Output	0		0		0		ns
TcLZ(1)	OE# Low to Active Output	0		0		0		ns
Tolz(1)	CE# High to High-Z Output		50		55		60	ns
T _{CHZ(1)}	OE# High to High-Z Output		50		55		60	ns
Тонz ₍₁₎ Тон ₍₁₎	Output Hold from Address Change	0		0		0		ns

Byte / Page-Write Cycle Timing Parameter

Symbol	Parameter	Min	Max	Unite
Twc	Write Cycle (erase and program)		10	ms
Tas	Address Setup Time	0		ns
Тан	Address Hold Time	100		ns
Tcs	WE# and CE# Setup Time	0		ns
тсн Тсн	WE# and CE# Hold Time	0		ns
Toes	OE# High Setup Time	0	ļ	ns
Тоен	OE# High Hold Time	0		ns
TCP	CE# Pulse Width	150		ns
Twp	WE# Pulse Width	150		ns
Tos	Data Setup Time	100		ns
Тон	Data Hold Time	0		ns
T _{BLC(1)}	Byte Load Cycle Time	0.10	100	μs
T _{BLCO(1)}	Byte Load Cycle Time-out	200		μs

Note: (1) This parameter is measured only for initial qualification and after the design or the process change that could affect this parameter.






Figure 3: Read Cycle Timing Diagram




Figure 4: WE# Controlled Page Write Cycle Timing Diagram






Figure 5: CE# Controlled Page Write Cycle Timing Diagram




Figure 6: DATA# Polling Timing Diagram







Figure 7: Toggle Bit Timing Diagram



Note 1): The time between enabling Software Data Protect and the page load must be less than $T_{\tiny BLCO}$

Figure 8: Enable Software Data Protection Page Write Timing Diagram






Figure 9: Disable Software Data Protection Timing Diagram





Figure 10: Software Chip Erase Timing Diagram





AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a logic "1" and V_{OL} (0.4 V_{TTL}) for a logic "0". Measurement reference points for inputs and outputs are at V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Input rise and fall times (10% \leftrightarrow 90%) are < 10 ns.




Figure 11: AC Input/Output Reference Waveform






Figure 12: Write Algorithm






Figure 13: Write Wait Options








Figure 14: Software Data Protection Flowcharts



Software Product ID Entry Command Sequence



Software Product ID Exit Command Sequence



Software Product Chip-Erase Command Sequence





Fig 15: Software Product Command Codes



Product Ordering Information





		The state of the s	
Valid combinations			
EH 29LE010-150-4CT	FH 29LE010-150-4CT	NH 29LE010-150-4CT	PH 29LE010-150-4CT
EH 29LE010-200-4CT	FH 29LE010-200-4CT	NH 29LE010-200-4CT	PH 29LE010-200-4CT
EH 29LE010-250-4CT	FH 29LE010-250-4CT	NH 29LE010-250-4CT	PH 29LE010-250-4CT
EH 29LE010-150-3CT	FH 29LE010-150-3CT	NH 29LE010-150-3CT	PH 29LE010-150-3CT
EH 29LE010-200-3CT	FH 29LE010-200-3CT	NH 29LE010-200-3CT	PH 29LE010-200-3CT
EH 29LE010-250-3CT	FH 29LE010-250-3CT	NH 29LE010-250-3CT	PH 29LE010-250-3CT
EH 29LE010-150-4IT	FH 29LE010-150-4IT	NH 29LE010-150-4IT	U 29LE010-250-4CT
EH 29LE010-200-4IT	FH 29LE010-200-4IT	NH 29LE010-200-4IT	
EH 29LE010-250-4IT	FH 29LE010-250-4IT	NH 29LE010-250-4IT	
EH 29LE010-150-3IT	FH 29LE010-150-3IT	NH 29LE010-150-3IT	U 29LE010-250-3CT
EH 29LE010-200-3IT	FH 29LE010-200-3IT	NH 29LE010-200-3IT	
EH 29LE010-250-3IT	FH 29LE010-250-3IT	NH 29LE010-250-3IT	

Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.