



















MIMXRT1050-EVK






NXP	
ICAD Configuration:	CP: SD: Y: P18:
Drawing Title:	MIMXRT1050-EVK
Page Title:	POWER DOMAIN
Doc ID:	Document Number: SCH2953B, PDF: SP2953B
Date:	Legacy: August 28, 2017 Rev: 4 17


Backlight Control




LCD CON





USB OTG




USB POWER



USB HOST



CAN BUS




(4.5.11.16)

(5)

(5)



ICAP Classification: CP: _____ IUC: X PUB: _____	
Drawing Title: MIMXRT1050-EVK	
Page Title: CAN	
Size C	Document Number SCH-29538, PDF-SPF-29538
Date: Tuesday, August 08, 2017	Rev A2
Sheet 8	of 17






Main Board MIC



HP MIC

HP JACK


HP_DET: LOW : REMOVE HIGH : PLUG



SPDIF INTERFACE



Speaker




ICAP Classification: CP: IUC: X PUBL:

Drawing Title: **MIMXRT1050-EVK**

Page Title: **AUDIO**


Size C	Document Number SCH-29538, PDF-SPF-29538	Rev A2
Date: Tuesday, August 08, 2017	Sheet 9 of 17	




Ethernet Circuit

# CFG	Description	# CFG	Description
PHYAD[2:0]	PHY ADDR 00-XXX (00010 DEFAULT)	DUPLEX	DUPLEX mode Pull-up (default) = Half Duplex Pull-down = Full Duplex
CONFIG[2:0]	IF MODE 001 RMII 101 RMII Back-to-Back xxx Reserved-not used	NWAYEN	Nway Auto-Negotiation Pull-up (default) = Enable Pull-down = Disable
ISO	ISOLATE mode Pull-up = Enable Pull-down (default) = Disable	B_CAST_OFF	Broadcast Off - for PHY Address 0 Pull-up = PHY Address 0 set as unique PHY addr Pull-down (default) = PHY Address 0 set as broadcast PHY addr
SPEED	SPEED mode Pull-up (default) = 100Mbps Pull-down = 10Mbps	NAND_TREE#	NAND Tree Mode Pull-up (default) = Disable Pull-down = Enable


ESD PROTECTION






1V8 HyperFlash


OPTION1: USE Hyperflash (DNP U33)
 OPTION2: USE QSPI FLASH (DNP U19)







1V8 QSPI Flash








ICAP Classification: CP: _____ IUC: X PUB: _____	
Drawing Title: MIMXRT1050-EVK	
Page Title: SD/FLASH	
Size C	Document Number SCH-29538, PDF-SPF-29538
Date: Tuesday, August 08, 2017	Sheet 11 of 17





Arduino Interface




SDRAM



OpenSDA Interface



PWR SWITCH
(To enable 5v from USB connector)





Isolation and level shift stage
(for 1.8 to 3V compatibility)


POWER LOGIC: USB PWR BUFFER IS DISABLED WHEN PWRV_SDA IS DECONNECTED

Camera Signals

CSI_PIXCLK	R217	DNP-0	GPIO_AD_B1_04	(5,12)
CSI_MCLK	R218	DNP-0	GPIO_AD_B1_05	(5,12)
CSI_VSYNC	R220	DNP-0	GPIO_AD_B1_06	(5,12)
CSI_HSYNC	R221	DNP-0	GPIO_AD_B1_07	(5,12)
CSI_D9	R222	DNP-0	GPIO_AD_B1_08	(5,9,12)
CSI_D8	R223	DNP-0	GPIO_AD_B1_09	(5,9)
CSI_D7	R224	DNP-0	GPIO_AD_B1_10	(5,12)
CSI_D6	R225	DNP-0	GPIO_AD_B1_11	(5,12)
CSI_D5	R226	DNP-0	GPIO_AD_B1_12	(5,9)
CSI_D4	R227	DNP-0	GPIO_AD_B1_13	(5,9)
CSI_D3	R228	DNP-0	GPIO_AD_B1_14	(5,9)
CSI_D2	R229	DNP-0	GPIO_AD_B1_15	(5,9)





FPC FOR OV7725 MODULE



FUSE MAP


TYPE	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI - Serial NOR	Infinit-Loop: (Debug USE only) 0 - Disable 1 - Enable	FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR			0	0	0	0	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		EncryptedXIP 0 - Disabled 1 - Enabled	Reserved
SD	Infinit-Loop: (Debug USE only) 0 - Disable 1 - Enable	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	SD1 VOLTAGE SELECTION: 0 - 3.3V 1 - 1.8V	0	1		SD/SDXC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable: '0' - No power cycle '1' - Enabled via USDHC_RST pad	SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) '0' - through SD '1' - direct	Port Select: 0 - eSDHC1 1 - eSDHC2	Fast Boot: 0 - Regular 1 - Fast Boot






ICAP Classification: CP: _____ I/Q: X P/B: _____			
Drawing Title: MIMXRT1050-EVK			
Page Title: BOOT			
Size C	Document Number SCH-29538, PDF-SPF-29538	Rev A2	
Date: Tuesday, August 08, 2017	Sheet 16	of 17	

COMBO SENSOR



FXOS8700CQ COMBO SENSOR



ICAP Classification: CP: _____ IUC: X PUBL: _____	
Drawing Title: MIMXRT1050-EVK	
Page Title: MISC	
Size C	Document Number SCH-29538, PDF-SPF-29538
Date: Tuesday, August 08, 2017	Rev A2
Sheet 17 of 17	