

# Micropower 500-mA CMOS LDO Regulator With Error Flag/Power-On-Reset

## **FEATURES**

- Input Voltage 2 V to 6 V
- Low 150-mV Dropout at 500-mA Load
- Guaranteed 500-mA Output Current
- Uses Low ESR Ceramic Output Capacitor
- Fast Load and Line Transient Response
- Only 100-μV(rms) Noise With Noise Bypass Capacitor
- 1-μA Maximum Shutdown Current
- Built-in Short Circuit and Thermal Protection
- Out-Of-Regulation Error Flag (Power Good or POR)
- Fixed 1.215-V, 1.8-V, 2.5-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V, or Adjustable Output Voltage Options



- Other Output Voltages Available by Special Order
- 1.1-W Power Dissipation
- Thin, Thermally Enhanced MLP33 PowerPAK® Package

### **APPLICATIONS**


- Laptop and Palm Computers
- **Desktop Computers**
- Cellular Phones
- PDA, Digital Still Cameras

### **DESCRIPTION**

The Si9185 is a 500-mA CMOS LDO (low dropout) voltage regulator. The device features ultra low ground current and dropout voltage to prolong battery life in portable electronics. The Si9185 offers line/load transient response and ripple rejection superior to that of bipolar or BiCMOS LDO regulators, and is designed to drive lower cost ceramic, as well as tantalum, output capacitors. An external noise bypass capacitor connected to the device's C<sub>NOISF</sub> pin will lower the LDO's output noise for low noise applications. The Si9185 also includes an out-of-regulation error flag. If a capacitor is connected to the device's delay pin, the error flag output pin will generate a delayed power-on-reset signal. The device is guaranteed stable from maximum load current down to 0-mA

The Si9185 is available in both standard and lead (Pb)-free MLP33 PowerPAK packages and is specified to operate over the industrial temperature range of -40 °C to 85 °C. MLP33 PowerPAK packaging allows enhanced heat transfer to the PC

## TYPICAL APPLICATIONS CIRCUITS






FIGURE 3. Low Noise, Full Features Application



# **ABSOLUTE MAXIMUM RATINGS**

Input Voltage, V <sub>IN</sub>	Power Dissipation <sup>b</sup>
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Thermal Impedance $(\Theta_{JA})^a$ $(^{R}\Theta_{JA})$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING RANGE**

	Operating Ambient Temperature, T <sub>A</sub> 40°C to 85°C Operating Junction Temperature, T <sub>J</sub> 40°C to 125°C
$C_{IN}$ = 2.2 $\mu$ F, $C_{OUT}$ = 2.2 $\mu$ F (ceramic, X5R or X7R type) , $C_{NOISE}$ = 0.1 $\mu$ F (ceramic) $C_{OUT}$ Range = 1 $\mu$ F to 10 $\mu$ F ( $\pm$ 10%, x5R or x7R type) $C_{IN} \geq C_{OUT}$	

SPECIFICATIONS							
		Test Conditions Unless Otherwise Specified		Limits -40 to 85°C			
Parameter	Symbol	$V_{IN} = V_{OUT(nom)} + 1 \text{ V, } I_{OUT} = 1 \text{ mA}$ $C_{IN} = 2.2  \mu\text{F, } C_{OUT} = 2.2  \mu\text{F, } V_{SD} = 1.5 \text{ V}$	Temp <sup>a</sup>	Minb	Турс	Maxb	Unit
Output Voltage Range		Adjustable Version	Full	1.215		5	V
Output Voltage Accuracy	V <sub>OUT</sub>	1 mA ≤ I <sub>OUT</sub> ≤ 500 mA	Room	-1.5		1.5	% V <sub>O(nom)</sub>
(Fixed Versions)			Full	-2.5		2.5	
E # 137# (ABAY )			Room	1.191	1.215	1.239	.,
Feedback Voltage (ADJ Version)	V <sub>ADJ</sub>		Full	1.179		1.251	V
Line Regulation $(V_{ADJ} \le V_{OUT} \le 4 V)$	$\Delta V_{OUT} \times 100$	From V <sub>IN</sub> = V <sub>OUT</sub> + 1 V to V <sub>OUT</sub> + 2 V	Full	-0.18		0.18	%/V
Line Regulation (4 V $V_{OUT} \le 5 V$ )	$V_{IN} \times V_{OUT}$	From V <sub>IN</sub> = 5.5 V to 6 V	Full	-0.18		0.18	



SPECIFICATIONS		Test Cond				Limits			
		Unless Otherwis  V <sub>IN</sub> = V <sub>OUT(nom)</sub> + 1	-			–40 to 85°C	) 		
Parameter	Symbol	$C_{IN} = 2.2 \mu\text{F},  C_{OUT} = 2.$		Temp <sup>a</sup>	Minb	Турс	Maxb	Unit	
					1	T	1		
		I <sub>OUT</sub> = 10		Room		5	20		
Dropout Voltaged		I <sub>OUT</sub> = 200	) mA	Room		145	215		
$(@V_{OUT(nom)} \ge 2 V)$	V V	I <sub>OUT</sub> = 500	) mA	Room Full		320	480 600		
	V <sub>IN</sub> – V <sub>OUT</sub>	I <sub>OUT</sub> = 200	) mA	Room		115	175		
Dropout Voltage <sup>d</sup>		1001 = 500	J IIIA	Room		250	400		
(@V <sub>OUT(nom)</sub> ≥ 2.5 V)		I <sub>OUT</sub> = 500	) mA	Full		230	480		
		J 200	) mA	Room		90	135		
Dropout Voltage <sup>d</sup>		I <sub>OUT</sub> = 200	JIIIA				300	mV	
(@V <sub>OUT(nom)</sub> ≥ 3.3 V)	V <sub>IN</sub> – V <sub>OUT</sub>	I <sub>OUT</sub> = 500	) mA	Room Full		200	400		
		I <sub>OUT</sub> = 200	) mA	Room		60	100		
Dropout Voltage <sup>d</sup>	\/ \/	1001 = 200	J IIIA	Room		150	210		
(@V <sub>OUT(nom)</sub> ≥ 5 V)	$V_{IN} - V_{OUT}$	I <sub>OUT</sub> = 500	) mA	Full		130	300	-	
		I <sub>OUT</sub> = 200 mA		Room		170	250		
Dropout Voltage <sup>d</sup>	V V	I <sub>OUT</sub> = 200 mA		Room		415	625		
$(@V_{OUT(nom)} < 2 \text{ V}, V_{IN} \ge 2 \text{ V})$	V <sub>IN</sub> – V <sub>OUT</sub>			Full		410	825		
		I <sub>OUT</sub> = 0 mA		Room		150	020	+	
		I <sub>OUT</sub> = 200 mA		Room		1000		μΑ	
Ground Pin Current	I <sub>GND</sub>			Full			1500		
around i in ourient	IGND		Room		2500	1222			
		I <sub>OUT</sub> = 500	) mA	Full			4000	1	
Shutdown Supply Current	I <sub>IN(off)</sub>	V <sub>SD</sub> = 0	V	Room		0.1	1	μА	
ADJ Pin Current	I <sub>ADJ</sub>	ADJ = 1.:		Room		5	100	nA	
Peak Output Current	I <sub>O(peak)</sub>	$V_{OUT} \ge 0.95 \times V_{OUT}$	nom), t <sub>pw</sub> = 2 ms	Room	600			mA	
		BW = 50 Hz to 100 kHz	w/o C <sub>NOISE</sub>	Room		200			
Output Noise Voltage	e <sub>N</sub>	I <sub>OUT</sub> = 150 mA	C <sub>NOISE</sub> = 0.1 μF	Room		100		μV (rms	
			f = 1 kHz	Room		60			
Ripple Rejection	$\Delta V_{OUT}/\Delta V_{IN}$	I <sub>OUT</sub> = 150 mA	f = 10 kHz	Room		60		dB	
			f = 100 kHz	Room		40			
Dynamic Line Regulation	$\Delta V_{O(line)}$	$V_{IN}: V_{OUT(nom)} + 1 V to $ $t_{R}/t_{F} = 5 \mu s, I_{OUT}$	V <sub>OUT(nom)</sub> + 2 V = 500 mA	Room		10		mV	
Dynamic Load Regulation	$\Delta V_{O(load)}$	I <sub>OUT</sub> : 1 mA to 150 m		Room		30		1110	
		V <sub>IN</sub> = 4.3 V	w/o C <sub>NOISE</sub> Cap	Room		5		μs	
V <sub>OUT</sub> Turn-On-Time	t <sub>ON</sub>	$V_{\text{IN}} = 4.3 \text{ V}$ $V_{\text{OUT}} = 3.3 \text{ V}$ $C_{\text{NOISE}} = 0.1 \mu\text{F}$		Room		2		mS	
Thermal Shutdown			•						
Thermal Shutdown Junction Temp	t <sub>J(s/d)</sub>			Room		165		00	
Thermal Hysteresis	t <sub>HYST</sub>			Room		20		°C	
Short Circuit Current	I <sub>SC</sub>	V <sub>OUT</sub> = 0	) V	Room		800		mA	
Shutdown Input									
CD Innut Voltage	V <sub>IH</sub>	High = Regulator	ON (Rising)	Full	1.5		V <sub>IN</sub>	.,	
SD Input Voltage	V <sub>IL</sub>	Low = Regulator C	Low = Regulator OFF (Falling)				0.4	V	



SPECIFICATIONS								
		Test Conditions Unless Otherwise Specified		<b>Limits</b> -40 to 85°C				
Parameter	Symbol	$V_{IN} = V_{OUT(nom)} + 1 \text{ V, } I_{OUT} = 1 \text{ mA}$ $C_{IN} = 2.2 \mu\text{F, } C_{OUT} = 2.2 \mu\text{F, } V_{SD} = 1.5 \text{ V}$	Tempa	Minb	Турс	Max <sup>b</sup>	Unit	
<u> </u>	I <sub>IH</sub>	V <sub>SD</sub> = 0 V, Regulator OFF	Room		0.01			
SD Input Currente	I <sub>IL</sub>	V <sub>SD</sub> = 6 V, Regulator ON	Room		1.0		μΑ	
Shutdown Hysteresis	V <sub>HYST</sub>		Full		100		mV	
Error Output				•				
Output High Leakage	l <sub>OFF</sub>	ERROR = V <sub>OUT(nom)</sub>	Full		0.01	2	μΑ	
Output Low Voltage <sup>g</sup>	V <sub>OL</sub>	I <sub>SINK</sub> = 2 mA	Full			0.4		
Out-of-Regulation Error Flag Threshold Voltage (rising) <sup>9</sup>	V <sub>TH</sub>		Full	0.93 x V <sub>OUT</sub>	0.95 x V <sub>OUT</sub>	0.97 x V <sub>OUT</sub>	V	
Hysteresis <sup>9</sup>	V <sub>HYST</sub>		Room		2% x V <sub>OUT</sub>			
Delay Pin Current Source	I <sub>DELAY</sub>		Room	1.2	2.2	3.0	μΑ	

#### Notes

- a.
- b.
- C.
- Room = 25°C, Full = -40 to 85°C. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at  $V_{OUT} \ge 2 V$  are measured at  $V_{OUT} = 3.3 V$ , while typical values for dropout voltage at  $V_{OUT} < 2 V$  are measured at  $V_{OUT} = 1.8 V$ . Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V differential, provided that  $V_{IN}$  does not not drop below 2.0 V. When  $V_{OUT(nom)}$  is less than 2.0 V, the output will be in regulation when 2.0 V  $V_{OUT(nom)}$  is greater than the dropout voltage specified. The device's shutdown pin includes a typical 6-M $\Omega$  internal pull-down resistor connected to ground.

- $V_{OUT}$  is defined as the output voltage of the DUT at 1 mA. The Error Output (Low) function is guaranteed for  $V_{IN} \ge 2.0 \text{ V}$ .

# TIMING WAVEFORMS






FIGURE 4. Timing Diagram for Power-Up



# **PIN CONFIGURATION**





PIN DESCRIPT	ION	
Pin Number	Name	Function
1	C <sub>NOISE</sub>	Noise bypass pin. For low noise applications, a $0.01$ - $\mu F$ or larger ceramic capacitor should be connected from this pin to ground.
2	DELAY	Capacitor connected from this pin to ground will allow a delayed power-on-reset signal at the ERROR (Pin 7) output. Refer to Figure 4.
3	GND	Ground pin. Local ground for C <sub>NOISE</sub> and C <sub>OUT</sub> .
4	V <sub>IN</sub>	Input supply pin. Bypass this pin with a 2.2-µF ceramic or tantalum capacitor to ground.
5	V <sub>OUT</sub>	Output voltage. Connect C <sub>OUT</sub> between this pin and ground.
6	SENSE or ADJ	For fixed output voltage versions, this pin should be connected to V <sub>OUT</sub> (Pin 5). For adjustable output voltage version, this voltage feedback pin sets the output voltage via an external resistor divider.
7	ERROR	This open drain output is an error flag output which goes low when V <sub>OUT</sub> drops 5% below its nominal voltage. This pin also provides a power-on-reset signal if a capacitor is connected to the DELAY pin.
8	SD	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to V <sub>IN</sub> if unused.
	Exposed Pad	The die substrate is attached to the exposed pad and must be electrically connected to GND.


ORDERING INFORMATION						
Standard Part Number	Lead (Pb)-Free Part Number	Marking	Voltage	Temperature	Package	
Si9185DMP-12-T1	Si9185DMP-12-T1—E3	8512	1.215 V			
Si9185DMP-18-T1	Si9185DMP-18-T1—E3	8518	1.80 V	-40 to 85°C	MLP33 PowerPAK	
Si9185DMP-25-T1	Si9185DMP-25-T1—E3	8525	2.50 V			
Si9185DMP-28-T1	Si9185DMP-28-T1—E3	8528	2.80 V			
Si9185DMP-30-T1	Si9185DMP-30-T1—E3	8530	3.00 V			
Si9185DMP-33-T1	Si9185DMP-33-T1—E3	8533	3.30 V			
Si9185DMP-50-T1	Si9185DMP-50-T1—E3	8550	5.00 V			
Si9185DMP-AD-T1	Si9185DMP-AD-T1—E3	85AD	Adjustable			


Additional voltage options are available.


Eval Kit	Temperature Range	Board Type
Si9185DB	−40 to 85°C	Surface Mount





# TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)




















# TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)













# **TYPICAL WAVEFORMS**


# **Load Transient Response-1**




#### **Load Transient Response-3**




## **Load Transient Response-5**




## **Load Transient Response-2**




#### **Load Transient Response-4**



## **Load Transient Respons-6**




10 μs/div  $V_{IN} = 4.3 \text{ V, } C_{IN} = 10 \text{ μF}$   $V_{OUT} = 3.3 \text{ V, } C_{OUT} = 10 \text{ μF}$   $I_{LOAD} = 1 \text{ to } 500 \text{ mA}$   $t_{rise} = 2 \text{ μsec}$ 






# **TYPICAL WAVEFORMS**


### Line Transient Response-1




## **Turn-On Sequence**




# **Output Noise**




### **Line Transient Respons-2**



## **Turn-Off Sequence**



## **Noise Spectrum**





## **BLOCK DIAGRAM**




FIGURE 5.

## **DETAILED DESCRIPTION**

The Si9185 is a low drop out, low quiescent current, and very linear regulator family with very fast transient response. It is primarily designed for battery powered applications where battery run time is at a premium. The low quiescent current allows extended standby time while low drop out voltage enables the system to fully utilize battery power before recharge. The Si9185 is a very fast regulator with bandwidth exceeding 50 kHz while maintaining low quiescent current at light load conditions. With this bandwidth, the Si9185 is the fastest LDO available today. The Si9185 is stable with any output capacitor type from 1 μF to 10.0 μF. However, X5R or X7R ceramic capacitors are recommended for best output noise and transient performance.

## $V_{IN}$

V<sub>IN</sub> is the input supply pin. The bypass capacitor for this pin is not critical as long as the input supply has low enough source impedance. For practical circuits, a 1.0-μF or larger ceramic capacitor is recommended. When the source impedance is not low enough and/or the source is several inches from the Si9185, then a larger input bypass capacitor is needed. It is required that the equivalent impedance (source impedance, wire, and trace impedance in parallel with input bypass capacitor impedance) must be smaller than the input impedance of the Si9185 for stable operation. When the source impedance, wire, and trace impedance are unknown. it is recommended that an input bypass capacitor be used of a value that is equal to or greater than the output capacitor.

# Vout

V<sub>OUT</sub> is the output voltage of the regulator. Connect a bypass capacitor from V<sub>OUT</sub> to ground. The output capacitor can be any value from 1.0 μF to 10.0 μF. A ceramic capacitor with X5R or X7R dielectric type is recommended for best output noise, line transient, and load transient performance.

# **GND**

Ground is the common ground connection for VIN and VOUT. It is also the local ground connection for C<sub>NOISE</sub>, DELAY, SENSE or ADJ, and  $\overline{SD}$ .



### **SENSE or ADJ**

SENSE is used to sense the output voltage. Connect SENSE to  $V_{OUT}$  for the fixed voltage version. For the adjustable output version, use a resistor divider R1 and R2, connect R1 from  $V_{OUT}$  to ADJ and R2 from ADJ to ground. R2 should be in the  $25\text{-}k\Omega$  to  $150\text{-}k\Omega$  range for low power consumption, while maintaining adequate noise immunity.

The formula below calculates the value of R1, given the desired output voltage and the R2 value,

$$R1 = \frac{\left(V_{OUT} - V_{ADJ}\right)R2}{V_{ADJ}}$$
 
$$V_{ADJ} \text{ is nominally 1.215 V.} \tag{1}$$

## SHUTDOWN (SD)

 $\overline{SD}$  controls the turning on and off of the Si9185.  $V_{OUT}$  is guaranteed to be on when the  $\overline{SD}$  pin voltage equals or is greater than 1.5 V.  $V_{OUT}$  is guaranteed to be off when the  $\overline{SD}$  pin voltage equals or is less than 0.4 V. During shutdown mode, the Si9185 will draw less than 2- $\mu A$  current from the source. To automatically turn on  $V_{OUT}$  whenever the input is applied, tie the  $\overline{SD}$  pin to  $V_{IN}$ .

### **ERROR**

 $\overline{\text{ERROR}}$  is an open drain output that goes low when  $V_{\text{OUT}}$  is less than 5% of its normal value. As with any open drain output, an external pull up resistor is needed. When a capacitor is connected from DELAY to GROUND, the error signal transition from low to high is delayed (see Delay section). This delayed error signal can be used as the power-on reset signal for the application system. (Refer to Figure 4.)

The ERROR pin is disconnected if not used.

## **DELAY**

A capacitor from DELAY to GROUND sets the time delay for ERROR going from low to high state. The time delay can be calculated using the following formula:

$$T_{delay} = \frac{(V_{ADJ})C_{delay}}{I_{delay}}$$
 (2)

The DELAY pin should be an open circuit if not used.

## CNOISE

For low noise application, connect a high frequency ceramic capacitor from  $C_{NOISE}$  to ground. A 0.01- $\mu F$  or a 0.1- $\mu F$  X5R or X7R is recommended.

## Safe Operating Area

The ability of the Si9185 to supply current is ultimately dependent on the junction temperature of the pass device. Junction temperature is in turn dependent on power dissipation in the pass device, the thermal resistance of the package and the circuit board, and the ambient temperature. The power dissipation is defined as

$$P_D = (V_{IN} - V_{OUT}) * I_{OUT}$$
.

Junction temperature is defined as

$$T_J = T_A + ((P_D * (R\theta_{JC} + R\theta_{CA})).$$

To calculate the limits of performance, these equations must be rewritten.

Allowable power dissipation is calculated using the equation

$$P_D = (T_J - T_A)/(R\theta_{JC} + R\theta_{CA})$$

While allowable output current is calculated using the equation


$$I_{OUT} = (T_J - T_A)/(R\theta_{JC} + R\theta_{CA}) * (V_{IN} - V_{OUT}).$$

Ratings of the Si9185 that must be observed are

$$T_{Jmax}$$
 = 125 °C,  $T_{Amax}$  = 85 °C,  $(V_{IN}-V_{OUT})_{max}$  = 5.3 V,  $R\theta_{JC}$  = 4 °C/W.

The value of R $\theta_{CA}$  is dependent on the PC board used. The value of R $\theta_{CA}$  for the board used in device characterization is approximately 46 °C/W.

Figure 6 shows the performance limits graphically for the Si9185 mounted on the circuit board used for thermal characterization.





## **PCB Footprint and Layout Considerations**

The Si9185 comes in the MLP33 PowerPAK package with an exposed pad on the bottom to provide a low thermal impedance path into the PC board. When the PC board layout is designed, a copper plane, referred to as spreading copper, is recommended to be placed under the package to which the exposed pad is soldered. This spreading copper is the path for the heat to move away from the package into the PC board. With the Si9185 mounted on a four layer board measuring  $2^{\rm n}\times 2^{\rm n}$ , a spreading copper area of 0.25 square inches will yield an  $R\theta_{\rm ja}$  of  $50^{\circ}$  C/W. This allows for power dissipation in excess of 1 watt in an  $80^{\circ}$  C ambient environment.




Figure 7. MLP33 PowerPAK Pad Pattern

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?71765">http://www.vishay.com/ppg?71765</a>.



Vishay

# **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08