


Vishay Siliconix

HALOGEN FREE

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	600			
R _{DS(on)} (Ω)	V _{GS} = 10 V	1.2		
Q _g (Max.) (nC)	42			
Q _{gs} (nC)	10			
Q _{gd} (nC)	20			
Configuration	Single			



FEATURES

- Halogen-free According to IEC 61249-2-21 **Definition**
- ullet Low Gate Charge Q_g results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

Single Transistor Forward

ORDERING INFORMATION						
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)			
Lead (Pb)-free and Halogen-free	SiHFBC40AS-GE3	SiHFBC40ASTRL-GE3a	SiHFBC40ASTRR-GE3a			
Load (Dh) fran	IRFBC40ASPbF	IRFBC40ASTRLPbF ^a	IRFBC40ASTRRPbF ^a			
Lead (Pb)-free	SiHFBC40AS-E3	SiHFBC40ASTL-E3 ^a	SiHFBC40ASTR-E3 ^a			

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	600		
Gate-Source Voltage			V_{GS}	± 30	V	
Continuous Drain Currente	V at 10 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$		6.2		
	V _{GS} at 10 V	T _C = 100 °C	I _D	3.9	Α	
Pulsed Drain Current ^{a, e}			I _{DM}	25		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	570	mJ	
Repetitive Avalanche Current ^a			I _{AR}	6.2	Α	
Repetitive Avalanche Energy ^a			E_{AR}	13	mJ	
Maximum Power Dissipation	T _C = 25 °C		P_{D}	125	W	
Peak Diode Recovery dV/dtc, e			dV/dt	6.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)) for 10 s 300 ^d		300 ^d			

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting T_J = 25 °C, L = 29.6 mH, R_g = 25 Ω , I_{AS} = 6.2 A (see fig. 12).
- c. $I_{SD} \le 6.2$ A, $dI/dt \le 88$ A/ μ s, $V_{DD} \le V_{DS}^{\circ}$, $T_{J} \le 150$ °C.
- d. 1.6 mm from case.
- e. Uses IRFBC40A, SiHFBC40A data and test conditions.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFBC40AS, SiHFBC40AS

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	C/VV	

SPECIFICATIONS (T _J = 25 °C, t	ınless otherw	rise noted)					
PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA ^d	-	0.66	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zava Cata Valtaga Brain Current		V _{DS} = 600 V, V _{GS} = 0 V		-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 480 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 3.7 A^b$	-	-	1.2	Ω
Forward Transconductance	9 _{fs}	V_{DS}	= 50 V, I _D = 3.7 A	3.4	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	1036	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$	-	136	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	.0 MHz, see fig. 5	-	7.0	-	- pF -
Output Consolitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	1487	-	
Output Capacitance			V _{DS} = 480 V, f = 1.0 MHz	-	36	-	
Output Capacitance Effective	C _{oss} eff.		V _{DS} = 0 V to 480 V ^c	-	48	-	
Total Gate Charge	Q_g		I _D = 6.2 A, V _{DS} = 480 V, see fig. 6 and 13 ^b	-	-	42	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	10	nC
Gate-Drain Charge	Q _{gd}		oco ng. o and ro	-	-	20	
Turn-On Delay Time	t _{d(on)}			-	13	-	
Rise Time	t _r		= 300 V, I _D = 6.2 A,	-	23	-	1
Turn-Off Delay Time	t _{d(off)}	$R_g = 9.1 \ \Omega, \ R_D = 47 \ \Omega,$ see fig. 10^b		-	31	-	ns
Fall Time	t _f			-	18	-	
Drain-Source Body Diode Characteristic	cs				•	,	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	6.2	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	25	_ ^
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, \ I_S = 6.2 \text{A}, \ V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 6.2 A, dI/dt = 100 A/µs ^b		-	431	647	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.8	2.8	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				L _D)	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.
- c. C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising fom 0 to 80 % V_{DS} .
- d. Uses IRHFBC40A/SiHFBC40A data and test conditions.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91113.





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11