

Available from Midas Components LTD  
Telephone Number - +44(0) 1943 602602  
Website - [www.midascomponents.co.uk](http://www.midascomponents.co.uk)

# Specification for

**BTHQ 22005VSS-SMN-LEDWHITE-CONN-11238 (20 mA Version)**

Version June 2003

**DOCUMENT REVISION HISTORY 1:**

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2003.05.27	First Release. (Based on Test Specification: VL-TS-BTHQ 22005VSS-XX, REV. C, 2003.04.04).	SUNNY LEE	HE ZUO BING
A B	2003.06.24	Item 1 to 2 were updated:  1). Backlight LED forward current was changed to 40mA. 2). Appendix of LED specification was removed.	SUNNY LEE	HE ZUO BING

## CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. INTERFACE SIGNALS	6
4. ABSOLUTE MAXIMUM RATINGS	7
4.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	7
4.2 ENVIRONMENTAL CONDITION	7
5. ELECTRICAL SPECIFICATIONS	8
5.1 TYPICAL ELECTRICAL CHARACTERISTICS	8
5.2 TIMING SPECIFICATIONS	9
5.3 TIMING DIAGRAM OF VDD AGAINST V0	11
5.4 CORRESPONDENCE BETWEEN CHARACTER CODES AND CHARACTER PATTERNS (NOVATEK STANDARD NT3881D-02)	12

**Specification  
of  
LCD Module Type  
Model No.: BTHQ 22005VSS-13**

**1. General Description**

- ⌘ 20 characters (5x8 dots) x 2 lines STN Negative Blue Transmissive Dot Matrix LCD module.
- ⌘ Viewing Angle: 6 O'clock direction.
- ⌘ Driving scheme: 1/16 Duty, 1/5 bias.
- ⌘ 'NOVATEK' NT3881DH-02/AI (Die form) LCD Controller and Driver or equivalent.
- ⌘ 'SAMSUNG' KS0065B-PCC (Die form) LCD common/segment drivers or equivalent.
- ⌘ White LED05 backlight.
- ⌘ Connector.

**2. Mechanical Specifications**

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	116.0(W) x 37.0(H) x 14.0 MAX.(D) (Excluded connector)	mm
Viewing area	83.0(W) x 18.6(H)	mm
Display format	20 characters x 2 lines	mm
Character size	3.20(W) x 5.55(H) (5 x 8 dots)	-
Character spacing	0.50(W) x 0.40(H)	mm
Character pitch	3.70(W) x 5.95(H)	mm
Dot size	0.628(W) x 0.681(H)	mm
Dot spacing	0.015(W) x 0.015(H)	mm
Dot pitch	0.643(W) x 0.696(H)	mm
Weight:	Approx. 62.0	Grams




Figure 1: Outline Drawing

**3. Interface signals**Table 2

Pin No.	Symbol	Description
1	VSS	Ground (0V).
2	VDD	Power supply for logic (+5V)
3	V0	Power supply for LCD driver
4	RS	Register Select Input: “High” for Data register (for read and write) “Low” for Instruction register (for write), Busy flag, address counter (for read)
5	R/W	Read/Write signal: “High” for Read mode. “Low” for Write mode.
6	E	Enable. Start signal for data read /write.
7	DB0	Data input/output (LSB)
8	DB1	Data input/output
9	DB2	Data input/output
10	DB3	Data input/output
11	DB4	Data input/output
12	DB5	Data input/output
13	DB6	Data input/output
14	DB7	Data input/output (MSB)
15(A)	LED(+)	Anode of LED backlight
16(K)	LED(-)	Cathode of LED backlight

**4. Absolute Maximum Ratings****4.1 Electrical Maximum Ratings (Ta = 25 °C)**Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - GND	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD=VDD – V0	-0.3	+13.5	V
Input voltage	Vin	-0.3	VDD +0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to GND = 0V.

**4.2 Environmental Condition**Table 4

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0℃	+50℃	-10℃	+60℃	Dry
Humidity	95% max. RH for Ta ≤ 40℃ < 95% RH for Ta > 40℃				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration : 11 ms Peak acceleration: 981 m/s <sup>2</sup> = 100g Number of shocks : 3 shocks in 3 mutually perpendicular axes.				3 directions

**5. Electrical Specifications****5.1 Typical Electrical Characteristics**

At Ta = 25 °C, VDD = 5V±5%, GND=0V.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	VDD-GND		4.75	5.0	5.25	V
Supply voltage (LCD)	VLCD =VDD-V0	VDD =5.0V, Ta=0 °C, Note1.	-	4.65	-	V
		VDD =5.0V, Ta=25 °C, Note1.	4.2	4.5	4.8	V
		VDD =5.0V, Ta=50 °C, Note1.	-	4.21	-	V
Input signal voltage for E,DB0-DB7,R/W,RS.	V <sub>IH</sub>	“H” level	2.2	-	VDD	V
	V <sub>IL</sub>	“L” level	-0.3	-	0.8	V
Supply Current (Logic & LCD)	IDD	Character mode, Note 1	-	0.8	1.2	mA
		Checker board mode, Note 1	-	1.6	2.4	mA
Supply Current (LCD)	I0	Character mode, Note 1	-	0.2	0.3	mA
		Checker board mode, Note 1	-	0.2	0.3	mA
Supply voltage of white LED05 backlight	VLED	Forward current =40 mA Number of LED dies=1x2=2.	3.4	3.6	3.8	V

Note (1) : There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



## 5.2 Timing Specifications

At  $T_a = 0\text{ }^{\circ}\text{C}$  To  $+50\text{ }^{\circ}\text{C}$ ,  $V_{DD} = +5\text{V} \pm 5\%$ ,  $GND = 0\text{V}$ .

Refer to Fig. 2, the bus timing diagram for write mode.

Table 6

Parameter	Symbol	Min.	Max.	Unit	Remarks
Enable cycle time	$t_{CYCE}$	500	-	ns	
Enable "High" level pulse width	$t_{WHE}$	300	-	ns	
Enable rise time	$t_{RE}$	-	25	ns	
Enable fall time	$t_{FE}$	-	25	ns	
RS, R/W set-up time	$t_{AS}$	60	-	ns	8-bit operation mode
		100	-	ns	4-bit operation mode
RS, R/W address hold time	$t_{AH}$	10	-	ns	
Data output delay	$t_{DS}$	100	-	ns	
Data hold time	$t_{DHR}$	10	-	ns	




Figure 2: Bus write operation sequence (Writing data from MPU to NT3881D).

At  $T_a = 0\text{ }^{\circ}\text{C}$  To  $+50\text{ }^{\circ}\text{C}$ ,  $V_{DD} = +5\text{V} \pm 5\%$ ,  $GND = 0\text{V}$ .

Refer to Fig. 3, the bus timing diagram for read mode.

Table 7

Parameter	Symbol	Min.	Max.	Unit	Remarks
Enable cycle time	$t_{CYCE}$	500	-	ns	
Enable "High" level pulse width	$t_{WHE}$	300	-	ns	
Enable rise time	$t_{RE}$	-	25	ns	
Enable fall time	$t_{FE}$	-	25	ns	
RS, R/W set-up time	$t_{AS}$	60	-	ns	8-bit operation mode
		100	-	ns	4-bit operation mode
RS, R/W address hold time	$t_{AH}$	10	-	ns	
Read data output delay	$t_{RD}$	-	190	ns	
Read data hold time	$t_{DHR}$	20	-	ns	




Figure 3: Bus read operation sequence (Reading out data from NT3881D to MPU).

### 5.3 Timing Diagram of VDD against V0.

Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0.




Figure 4: Timing diagram of VDD against V0.

## 5.4 Correspondence between Character Codes and Character Patterns (NOVATEK Standard NT3881D-02)

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)	±		0	@	P	'	F	€	á	·	í	Ñ	ß	τ		
	1	CG RAM (2)	≡	!	1	A	Q	a	9	0	æ	í	ˆ	J	+	Y	υ	
	2	CG RAM (3)	7	"	2	B	R	b	r	é	Æ	ó	°	ω	§	δ	λ	
	3	CG RAM (4)	Δ	#	3	C	S	c	s	à	ô	ú	·	ƒ	ŋ	ε	ψ	
	4	CG RAM (5)	ƒ	\$	4	D	T	d	t	ä	ö	ç	·	4	Γ	ζ	ω	
	5	CG RAM (6)	U	%	5	E	U	e	u	à	ò	é	ˆ	†	Δ	ñ	7	
	6	CG RAM (7)	Y	&	6	F	V	f	v	á	ó	¥	ˆ	↓	θ	θ	κ	
	7	CG RAM (8)	J	'	7	G	W	g	w	û	ŕ	x	→	Λ	Λ	→		
	8	CG RAM (1)	ƒ	(	8	H	X	h	x	è	ù	ˆ	÷	←	ε	κ	κ	
	9	CG RAM (2)	ƒ	)	9	I	Y	i	y	ë	ö	ı	∠	Γ	Π	Λ	ε	
	A	CG RAM (3)	×	*	=	J	Z	j	z	è	ü	ä	∠	Γ	Σ	μ	ƒ	
	B	CG RAM (4)	J	+	;	K	ƒ	k	ƒ	ı	ŕ	ä	×	L	†	υ	κ	
	C	CG RAM (5)	=	,	<	L	\	l	ı	ı	ı	ŕ	ö	×	J	ϕ	ξ	0
	D	CG RAM (6)	ω	-	=	M	J	m	ı	ı	ı	ı	ı	ı	ψ	π	=	
	E	CG RAM (7)	2	.	>	N	^	n	ˆ	ä	ö	ı	ı	ı	Ω	ρ	ε	
	F	CG RAM (8)	3	/	?	0	_	o	Δ	Ä	¿	ø	ˆ	ø	α	σ	ε	