




REV	DESCRIPTION	DATE	BY
A	NEW DRAWING	05/13/04	H.N.
B	ADDED PACKAGE INFO OUTER GRID	06/01/06	H.N.
C	UPDATED PIN MAP PAGE #2	10/02/06	H.N.
D	ADDED PAD SIZE TO DWG	11/22/06	K.B.

F7259



SEE DETAIL A

.062 [1.57mm]




SEE DETAIL A


- KIT INCLUDES:
- WIRE WRAP POST
 - PROTOTYPING BOARD
 - PIN MAP
 - 3/4" STANDOFF

PAD SIZE= ϕ .269mm

DETAIL A
TOP VIEW




DETAIL A
BOTTOM VIEW



PACKAGE SPECIFICATIONS	
PIN COUNT	= 100
LEAD PITCH	= 0.50mm
GRID SIZE	= 10X10
ET PACKAGE CODE	= 100-5BG010
OUTER GRID	= 26X26

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED



Emulation Technology, Inc.

— VLSI and SMT ADAPTERS and ACCESSORIES —

2344 Walsh Avenue, Bldg.F Santa Clara, Ca 95051 TEL:(408)982-0660 FAX:(408)982-0664

SHEET: 1 OF 3	DATE: 05/13/04	REVISION: D	ASSEMBLY DRAWING
CHECKED: Perry Munroe	DRAWN: Huy Nguyen	ITEM: 100-5BG010S-GEN	DESCRIPTION: 100-5BG010S-GEN
Scale 1:1	DO NOT SCALE DRAWING		


REV	DESCRIPTION	DATE	BY	F7259	
A	NEW DRAWING	05/13/04	H.N.		
B	UPDATED PIN MAP	10/02/06	H.N.		

TOP VIEW

PIN CONNECTION TABLE

BGA	PGA	BGA	PGA	BGA	PGA	BGA	PGA	BGA	PGA
A1	1	H2	21	J6	41	G10	61	C6	81
C3	2	F3	22	J7	42	G9	62	B8	82
B2	3	H1	23	G6	43	F10	63	D7	83
D3	4	G3	24	K7	44	F9	64	A8	84
B1	5	J1	25	G5	45	E10	65	E6	85
E3	6	K1	26	J8	46	E9	66	A7	86
C2	7	H3	27	H6	47	D9	67	B7	87
D4	8	J2	28	K8	48	E7	68	A6	88
C1	9	H4	29	H7	49	D10	69	B6	89
E5	10	K2	30	K9	50	F7	70	A5	90
D1	11	H5	31	K10	51	C9	71	B5	91
D2	12	J3	32	H8	52	E8	72	B4	92
E1	13	G4	33	J9	53	C10	73	D5	93
E2	14	K3	34	G8	54	D8	74	A4	94
F1	15	F5	35	J10	55	B10	75	D6	95
F2	16	K4	36	F8	56	A10	76	B3	96
G2	17	J4	37	H9	57	C8	77	C5	97
F4	18	K5	38	G7	58	B9	78	A3	98
G1	19	J5	39	H10	59	C7	79	C4	99
E4	20	K6	40	F6	60	A9	80	A2	100

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED



Emulation Technology, Inc.

— VLSI and SMT ADAPTERS and ACCESSORIES —

2344 Walsh Avenue, Bldg.F
Santa Clara, Ca 95051

TEL:(408)982-0660
FAX:(408)982-0664

SHEET:
2 OF 3

DATE:
05/13/04

REVISION:
B

CHECKED:
Perry Munroe

DRAWN:
Huy Nguyen



Scale 1:1


DO NOT SCALE DRAWING

ITEM:
100-5BG010S-GEN

DESCRIPTION:
100-5BG010S-GEN

ASSEMBLY DRAWING


REV	DESCRIPTION	DATE	BY	
A	NEW DRAWING	05/17/04	H.N.	F7259



NOTE: 40 WIRE WRAP POSTS PER STRIP
 WWPOST-40-PGA
 SEE DRAWING # PN1002



NOTE: 1 PIECE
 SPACER 3/4in 440



NOTE: 32 PIECES PER STRIP
 HEADER-MALE-32
 SEE DRAWING # PN1039

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED				
		Emulation Technology, Inc. — VLSI and SMT ADAPTERS and ACCESSORIES —		
		2344 Walsh Avenue, Bldg.F Santa Clara, Ca 95051		TEL:(408)982-0660 FAX:(408)982-0664
SHEET: 3 OF 3	DATE: 05/17/04	REVISION: A	ASSEMBLY DRAWING	
CHECKED: Perry Munroe		DRAWN: Huy Nguyen		ITEM: 100-5BG010S-GEN DESCRIPTION: 100-5BG010S-GEN
Scale N/A		DO NOT SCALE DRAWING		