



#### SOT-23

### Features:

- · Voltage Controlled P-Channel Small signal switch
- High Density Cell Design for Low RDS(ON)
- · High Saturation Current

### **Applications:**

- · Line Current Interrupter in Telephone Sets
- · Relay, High Speed and Line Transformer Drivers

#### **Maximum Ratings:**

Ratings at 25°C unless otherwise specified.

Parameter	Symbol	Value	Units
Drain-source voltage	V <sub>DS</sub>	-50	V
Gate-source voltage	Vgso	±20	V
Drain current continuous (Note 1) Pulse	lo	-130 -520	mA
Power dissipation (Note 1)	De	0.36	W
Derate above 25°C	PD	2.9	mW/°C
Thermal resistance, Junction-to-ambient	Røja	350	°C/W
Operating junction and storage temperature	TJ, Tstg	-55 to +150	°C
Maximum Lead Temperature For Soldering Purposes, 1/16" from case for 10 seconds	TL	300	°C

#### Notes:

(1)  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.

www.element14.com www.farnell.com www.newark.com





### **Electrical Characteristics:**

Ratings at 25°C unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-source breakdown voltage	V(BR)DSS	Vgs=0V, In=-250µA	-50	-	-	V
Breakdown voltage temperature coefficient	$\Delta V_{(BR)DSS} / \Delta T_{J}$	I <sub>D</sub> = –250 μA,Referenced to 25°C	-	-48	-	mV/°C
Gate threshold voltage	VGS(th)	VDS=VGS, ID=-1mA	-0.8	-1.7	-2	V
Gate threshold voltage temperature coefficient	$\Delta V_{GS(th)} / \Delta T_J$	I <sub>D</sub> = −1mA, Referenced to 25°C	1	3	-	mV/°C
Gate-body leakage	Igss	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V	-	-	±100	nA
	IDSS	V <sub>DS</sub> =-50V, V <sub>GS</sub> =0V	-	-	-15	μA
Zero gate voltage drain current		V <sub>DS</sub> =-50V, V <sub>GS</sub> =0V T <sub>J</sub> = 125°C	-	-	-60	μΑ
Drain-source on-resistance	Rds(on)	V <sub>GS</sub> = -5V, I <sub>D</sub> = -0.1A	- 1.2 10		10	
		V <sub>G</sub> S = -5V, I <sub>D</sub> = -0.1A, T <sub>J</sub> =125°C	-	1.9	17	Ω
On-state drain current	I <sub>D</sub> (on)	V <sub>GS</sub> =-5V, V <sub>DS</sub> =-10V	-0.6	-	-	Α
Forwards transfer admittance	yfs	V <sub>DS</sub> =-25V, I <sub>D</sub> =-0.1A	0.05	0.6	-	S
Input capacitance	Ciss		-	73	-	pF
Output capacitance	Coss	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, f=1MHz	-	10	-	
Reverse transfer capacitance	Crss		-	5	-	
Gate resistance	Rg	Vgs=-15mV, f=1MHz	-	9	-	Ω
Turn-on delay time	t <sub>D(ON)</sub>		-	2.5	5	ns
Turn-on rise time	tr	V <sub>DD</sub> =-30V, I <sub>D</sub> =-0.27A, V <sub>GS</sub> =-10V,	-	6.3	13	
Turn-off delay time	t <sub>D(OFF)</sub>	R <sub>GEN</sub> =6Ω	-	10	20	
Turn-off fall time	tf		-	4.8	9.6	
Total gate charge	Qg		-	0.9	1.3	
Gate-source charge	Qgs	V <sub>DS</sub> =-25V, I <sub>D</sub> =-0.1A, V <sub>GS</sub> =-5 V	-	0.2	-	nC
Gate-drain charge	Qgd		-	0.3	-	
Maximum continuous drain-source diode forward current	Is	-	-	-	-0.13	Α
Drain-source diode forward voltage	VsD	V <sub>GS</sub> =0V, I <sub>S</sub> =-0.26A (Note 2)	-	-0.8	-1.4	٧
Diode reverse recovery time	trr	I⊧=-0.1A di⊧/dt =100A/μs (Note 2)	-	10	-	nS
Diode reverse recovery charge	Qrr	-	-	3	-	nC

#### Notes:

(2) Pulse Test: Pulse Width δ300us, Duty Cycle ≤2%.

www.element14.com www.farnell.com www.newark.com





#### **Typical Characteristics:**

T<sub>A</sub> = 25°C unless otherwise specified




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.





Figure 4. On-Resistance Variation with Gate-to-Source Voltage.










Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 7. Gate Charge Characteristics.





Figure 8. Capacitance Characteristics.










Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Page <5>


Thermal characterization performed using the conditions described in Note 1a. Transient thermal response will change depending on the circuit board design.





#### **Package Outline:**


Plastic surface mounted package



SOT-23			
Dim.	Min.	Max.	
А	2.7	3.1	
В	1.1	1.5	
С	1 Typ.		
D	0.4 Typ.		
E	0.35	0.48	
G	1.8	2	
Н	0.02	0.1	
J	0.1 Typ.		
K	2.2	2.6	

Dimensions: Millimetres

#### **Soldering Footprint:**



### Dimensions : Millimetres

### **Package Information:**

Device	Package	Shipping
BSS84-7-F	SOT-23	3,000 / Tape & Reel

#### **Part Number Table**

Description	Part Number
P-Channel Enhancement Mode Vertical D-MOS Transistor	BSS84-7-F

Important Notice: This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2012.

www.element14.com www.farnell.com www.newark.com

