

3GBit/s Digital Automotive Pixel Link Transmitter

INAP375T INAP375TAQ

The INAP375T together with an APIX2 receiver device offers the next generation high speed digital serial link for DISPLAY and CAMERA applications. It provides a DC-balanced, AC coupled low latency, point-to-point link over shielded twisted pair (STP) cables. Its scalable physical layer provides bandwidth of up to 3 GBit/s at lowest EMI. The INAP375T supports popular automotive displays with video resolutions such as 1600x600 pixels and refresh rates of up to 100Hz. The device offers a flexible video interface, configurable to handle 1 or 2 independent video streams, with input interfaces such as parallel RGB (1x24 Bit or 2x10 Bit) or openLDI ("LVDS") e.g. 2x (4 lanes + clock). Software adjustable driver characteristics and configurable operating modes allow the transmission of 3 GBit/s at distances of up to 12m over a single pair of wires. In addition to the video transmission the INAP375T provides completely independent Full Duplex Communication channels. Using the internal AShell protocol, data transfers are protected by error detection and retransmission mechanisms. Offering a Media Independent Interface (MII), the INAP375T can be directly connected to an ethernet Media Access Controller, offering full network capabilities through the APIX link.

Additionally, the link is optimized to carry low latency GPIO signals for reset or synchronization purposes. The built-in audio path allows synchronous transmission of up to 4 stereo audio channels, with highly precise clock regeneration at the receiver for high-end rear-seat entertainment applications.

Applications:

- Central Information Displays
- Round View Camera Systems
- Head up Displays
- Cluster Displays
- Rear-Seat Entertainment Systems
- Stereo Camera Systems
- Rear View Camera Systems
- Sensor Fusion Systems
- Automotive Driver Assistance
- Surveillance Systems
- Inspection Systems

Features:

- Backwards compatibility with APIX1
- 500 MBit/s, 1 GBit/s and 3 GBit/s sustained downstream link bandwidth for video data rates up to 2591 MBit/s
- up to 187.5 MBit/s upstream link bandwidth
- Supports 2 independent video streams
- Configurable video interface
 - Parallel RGB (10,12,18 or 24 Bit)
 - OpenLDI compliant LVDS interface^[1] with Single Pixel Format (18 or 24 Bit)
 - Parallel Bulk Data Mode (10,12,18,24 Bit)
- Video resolutions up to HD resolutions
- Configurable full duplex communication channel for up to 2 receivers (daisy chain)
- Media Independent Interface
- SPI data interfaces
- I²C Master interface
- GPIOs for direct signalling and camera synchronization support
- Embedded AShell
- I²S Audio interface
 - supports 16/24/32 Bit word length
 - supports up to 192kHz sampling
 - TDM support for up to 8 channels
- Diagnostic Features:
 - Built-In PRBS Generator
 - Embedded diagnostics
- Up to 12m distance at 3 GBit/s

Packages:

- 100 pin LQFP
- 104 pin AQFN

Temperature/Quality:

- -40°C to +105°C
- AEC-Q100

1.0 Characteristics




Figure 1-1: INAP375T Block Diagramm

1.1 Absolute Maximum Ratings

The absolute maximum ratings define values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The functional operation of the device at these or any other conditions beyond the recommended operating ratings is not guaranteed.

Parameter	Symbol	Min.	Max.	Units	Note
DC Supply Voltage	V_{DVDD} , V_{DVDD_XTAL} , V_{AVDD_LD}	-0.5	5.0	V	
Input Voltage	V_{VDD} , V_{AVDD} , V_{AVDD_LVDS} , V_{VDD_XTAL}	-0.5	3.0	V	
I/O Current (DC or transient any pin)	I_D	-20	+20	mA	
Storage Temperature	T_{stg}	-55	+150	° C	
Max Soldering Temperature	T_{SLD} / T_{SLD}		260	° C	40 seconds maximum

Table 1-1: Absolute maximum ratings

Parameter	Symbol	Min.	Max.	Units	Note
ESD Protection HBM JEDEC JESD22/A114		-3	+3	kV	$R_D=1.5k\Omega, C_S=100pF$
ESD Protection CDM EIA/JEDEC JESD22/C101		-1	+1	kV	
ESD Protection MM EIA/JEDEC JESD22-A115A		-200	+200	V	

Table 1-1: Absolute maximum ratings

1.2 Recommended Operating Conditions

Parameter	Description	Min.	Typ.	Max.	Units	Note
V_{VDD}, V_{VDD_XTAL}	Digital Core supply, Oscillator supply	1.71	1.8	1.89	V	
V_{DVDD}, V_{DVDD_XTAL}	Digital IO Supply, Digital Oscillator supply	3.0	3.3	3.6	V	
V_{AVDD}, V_{AVDD_VCO}	CML PHY supply voltage, VCO supply	1.71	1.8	1.89	V	
V_{AVDD_LD}	CML IO supply	3.0	3.3	3.6	V	
$V_{AVDD_LVDS_PLL}, V_{AVDD_LVDS}$	LVDS PLL & Core supply	1.71	1.8	1.89	V	
V_{SUPPLY_NOISE}	Analog and Digital Supply Noise			50	mV	
T_a	Ambient Temperature	-40	-	+105	°C	

Table 1-2: Recommended operating conditions

1.3 Electrical Characteristics

1.3.1 Serial Interface

The INAP375T downstream serial interface offers a flexible serial interface, with configurable pre-emphasis and digital filter structure. Data dependent deterministic jitter components, mainly introduced by ISI due to cable attenuation, can be compensated by pre-emphasis and equalization. Therefore only periodic and random jitter components are considered.

Parameter	Symbol	Min.	Typ.	Max.	Units	Note
Effective serial bit rise and fall time	$t_{rf_ser_effective}$	75	140	-	ps	
CML Drive current	I_{out_dwn}	15	-	-	mA	
Periodic Jitter	$JP_{\delta-\delta}$	-	5.9	-	mUI	using PRBS12 signal; parameter depends on application board, measured on characterization test board
Random Jitter	JR_{rms}	-	1.6	-	ps	using PRBS12 signal

Table 1-3: Downstream interface characteristics (SD_DWN_OUT_P, SD_DWN_OUT_N)

Parameter	Symbol	Min.	Max.	Units	Note
Differential input voltage range	V_{diff_in}	± 50	± 500	mV	
Serial input common mode range	V_{cmm_SDIN}	$GND + 0.7V + (V_{diff_in}/2)$	$V_{AVDD} + 0.5V - (V_{diff_in}/2)$	V	

Table 1-4: Upstream interface characteristics (SD_UP_IN_P, SD_UP_IN_N)

1.3.2 Supply Current

Parameter	Symbol	Typ. ^a	Max.	Unit	Comment
Digital Core & Oscillator Supply current	$I_{VDD} + I_{VDD_XTAL}$	51	120	mA	
Digital IO & Oscillator Supply Current	$I_{DVDD} + I_{DVDD_XTAL}$	3	50	mA	
LVDS Core & PLL Supply Current	$I_{AVDD_LVDS} + I_{AVDD_LVDS_PLL}$	-	30	mA	
CML PHY Supply Current	I_{AVDD}	111	190	mA	see Figure 1-15
VCO Supply Current	I_{AVDD_VCO}	5	15	mA	
CML IO Supply Current	I_{AVDD_LD}	26	95	mA	see Figure 1-15

Table 1-5: Supply current

a. 24bit RGB with 95MHz pixel clock and 5m cable setting

1.3.3 Pixel Interface

The INAP375T's pixel interface can be configured to RGB or/and LVDS inputs. For further informations please refer to the INAP375T user manual.

1.3.3.1 RGB Interface

Parameter	Description	Test Condition	Min.	Max.	Units
V_{IH}	Input High Voltage		2.0	V_{DVDD}	V
V_{IL}	Input Low Voltage		0	0.8	V
I_{IH}	Input High Current ^a	$V_{in} = V_{DVDD}$	-10	10	μA
I_{IL}	Input Low Current ^a	$V_{in} = 0 V$	-10	10	μA
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	-	V
V_{OL}	Output Low Voltage	$I_{OL} = 4mA$	-	0.4	V

Table 1-6: RGB characteristics

a. input with Schmitt Trigger (current feedback of $\sim 100\mu A$)




Figure 1-2: RGB Interface Timing

The capturing edge of pixel clock can be set to rising or falling. For further information please refer to the INAP375T user manual. $f_{PIXEL_CLOCK} = 1/t_{PERIOD}$. All values specified for $T_A = 25^\circ C$.

Parameter	Description	Test Condition	Min.	Max.	Units
f_{PIXEL_CLOCK}	Pixel Clock Input Frequency		5	120	MHz
t_{SETUP}	Setup Time Pixel Data To Pixel Clock	slew rate 2V/ns	2	-	ns
t_{HOLD}	Hold Time Pixel Data to Pixel Clock	slew rate 2V/ns	1	-	ns

Table 1-7: RGB Interface timing

1.3.3.2 LVDS Interface^[1]

OpenLDI interface with inputs according to LVDS specification^[2]. Exceptions are listed at table 1-8.

Parameter	Description	Min.	Max.	Units
V _{OD}	Differential Output Voltage	247	454	mV
V _{OS}	Offset Voltage	1.125	1.375	V
V _{OD}	Change to V _{OD}	-	50	mV
V _{OS}	Change to V _{OS}	-	50	mV
I _{SA}	Short Circuit Current	-	24	mA
I _{IN}	Input Current	-	20	μA
V _{TH}	Receiver Threshold Voltage	-	+100	mV
V _{IN}	Input Voltage Range	0	1.8	V
f _{LVDS_CLK}	LVDS Clock Frequency	5	80	MHz

Table 1-8: LVDS interface exceptions to TIA/EIA644 specification

1.3.4 Data Interface

1.3.4.1 General Characteristics

The following characteristics are valid for SPI, SBDOWN, SBUP, GPIO, I²S, MII / Nibble data and I²C functionality. The pins I2C_SCL/INBOUND_TS and I2C_SD/OUTBOUND_TS are open drain outputs and require external pull up circuitry. All values specified for T_A=25°C.

Parameter	Symbol	Test Condition	Min.	Max.	Units
Input High Voltage	V _{IH}		2.0	V _{DVDD}	V
Input Low Voltage	V _{IL}		0	0.8	V
Pull Down Current ^a	I _{IH_PD}	V _{in} = V _{DVDD}	30	120	μA
Input High Current	I _{IH}	V _{in} = V _{DVDD}	-10	10	μA
Input Low Current	I _{IL}	V _{in} = 0 V	-10	10	μA
Output High Voltage ^b	V _{OH}	IOH= -4mA, Figure 1-16	2.4	-	V
Output Low Voltage	V _{OL}	IOL= 4mA, Figure 1-16	-	0.4	V
Output Rise Time ^b	t _{RO}	C _L =5pF	-	2.6	ns
Output Fall Time ^b	t _{FO}	C _L =5pF	-	2.1	ns

Table 1-9: General IO Characteristics

a. pins with internal pull down to GND

b. not relevant for open drain outputs

1.3.4.2 SPI Slave Interface timing




Figure 1-3: SPI Slave Timing Diagram (CPHA=0)




Figure 1-4: SPI Slave Timing Diagram (CPHA=1)

The SPI Slave interface can be flexibly configured with the parameters `cfg_spi_s_cpol`, `cfg_spi_s_cpha`. For further information please refer to the INAP375T user manual.

Core clock frequency for APIX1 Mode = 125MHz and for APIX2 Mode = 187.5MHz. All values specified for $T_A=25^{\circ}\text{C}$. $t_{\text{SCK}} = 1/f_{\text{SCK}}$.

Parameter	Description	APIX1 Mode		APIX2 Mode		Units
		Min.	Max.	Min	Max	
f_{SCK}	SCK Clock Frequency	-	11	-	15	MHz
t_{SCKH}	SCK High Time	45	-	33	-	ns
t_{SCKL}	SCK Low Time	45	-	33	-	ns
t_{CSH}	CS# High Time	20	-	15	-	ns
t_{CSS}	CS# Setup Time	$1/2 t_{\text{SCK}}$	-	$1/2 t_{\text{SCK}}$	-	ns
t_{CSHO}	CS# Hold Time	50	-	34	-	ns
t_{DISU}	Data In Setup Time	16	-	12	-	ns
t_{DIHO}	Data in Hold Time	16	-	12	-	ns
t_{DOV}	Data Output Valid	-	40	-	29	ns
t_{DOHO}	Data Output Hold Time	8	-	5	-	ns
t_{DODIS}	Data Output Disable Time	-	50	-	45	ns
t_A	Data Access Time	20	-	15	-	ns

Table 1-10: SPI Slave Interface characteristics (Read Access)

Parameter	Description	APIX1 Mode		APIX2 Mode		Units
		Min.	Max.	Min	Max	
f_{SCK}	SCK Clock Frequency	-	31	-	41	MHz
t_{SCKH}	SCK High Time	$1/2 t_{\text{SCK}}$	-	$1/2 t_{\text{SCK}}$	-	ns
t_{SCKL}	SCK Low Time	$1/2 t_{\text{SCK}}$	-	$1/2 t_{\text{SCK}}$	-	ns
t_{CSH}	CS# High Time	20	-	15	-	ns
t_{CSS}	CS# Setup Time	$1/2 t_{\text{SCK}}$	-	$1/2 t_{\text{SCK}}$	-	ns
t_{CSHO}	CS# Hold Time	50	-	34	-	ns
t_{DISU}	Data In Setup Time	16	-	12	-	ns
t_{DIHO}	Data In Hold Time	16	-	12	-	ns

Table 1-11: SPI Slave Interface characteristics (Write Only Access)

1.3.4.3 SPI Master Interface timing




Figure 1-5: SPI Master Timing Diagram (CPHA=0)




Figure 1-6: SPI Master Timing Diagram (CPHA=1)

The SPI Master interface can be flexible configured with the parameters `cfg_spi_m_cpol`, `cfg_spi_m_cpha`, `cfg_spi_m_clock_div`, `cfg_spi_m_cs_delay` and `cfg_byte_cnt`. For further informations please refer to the INAP375T user manual.

Core clock frequency for APIX1 Mode = 125MHz and for APIX2 Mode = 187.5MHz. All values specified for $T_A=25^{\circ}\text{C}$.

Parameter	Description	APIX1 mode		APIX2 mode		Units
		Min.	Max.	Min.	Max.	
$f_{\text{SCK}}^{\text{a}}$	SCK Clock Frequency	0.007	15.63	0.011	23.44	MHz
t_{SCKH}	SCK High Time	18	-	12	-	ns
t_{SCKL}	SCK Low Time	22	-	16	-	ns
t_{CSH}	CS# High Time	8	-	6	-	ns
$t_{\text{CSS}}^{\text{b}}$	CS# Setup Time (configurable)	125	-	85	-	ns
t_{CSHO}	CS# Hold Time	40	-	30	-	ns
t_{DOV}	Data Output Valid Time	-	8	-	10	ns
t_{DOHO}	Data Output Hold Time	-10	-	-5	-	ns
t_{CSDOV}	CS To Data Valid Time	-	140	-	100	ns

Table 1-12: SPI Master Interface characteristics

a. can be configured from core clock/16384 to core clock/8 by `cfg_spi_m_clock_div`

b. can be configured from 16 to 48 core clock cycles by `cfg_spi_m_cs_delay` and depends on CPOL, CPHA

1.3.4.4 SPI EEPROM Master Interface timing




Figure 1-7: SPI EEPROM Master Timing Diagram

The SPI Master timings depend on the accuracy of the external 10MHz reference clock and are therefore listed as typical values. For the EEPROM Master Timing the internal parameters are used: CPOL=0, CPHA=0, t_{CSS} delay = 48 wait core cycles and divider = core clock/128. Core clock frequency for APIX1 Mode =125MHz and for APIX2 Mode =187.5MHz. All values specified for $T_A=25^\circ\text{C}$.

Parameter	Description	APIX1 mode		APIX2 mode		Units
		Min.	Max.	Min	Max.	
f_{SCK}	SCK Clock Frequency	-	0.98	-	1.46	MHz
t_{SCKH}	SCK High Time	-	512	-	341	ns
t_{SCKL}	SCK Low Time	-	512	-	341	ns
t_{CSS}	CS# Setup Time	896	-	597	-	ns
t_{CSHO}	CS# Hold Time	30	-	30	-	ns
t_{DISU}	Data In Setup Time	30	-	30	-	ns
t_{DIHO}	Data In Hold Time	30	-	30	-	ns
t_{DOV}	Data Output Valid Time	-5	5	-5	5	ns

Table 1-13: SPI Master EEPROM Interface characteristics

1.3.4.5 I²C Interface timing




Figure 1-8: I²C Timing Diagram

The I²C timings depend on the accuracy of the external 10MHz reference clock and are therefore listed as typical values. All values specified for T_A=25°C

Parameter	Description	Min.	Typ.	Max.	Units
f _{SCL}	SCL Clock Frequency Standard Mode Fast Mode	-	-	100 400	kHz
t _{HIGH}	SCL High Time Standard Mode Fast Mode	-	4.03 1.08	-	µs
t _{LOW}	SCL Low Time Standard Mode Fast Mode	-	6.0 1.5	-	µs
t _{HDSTA}	Hold Time (repeated) START conditon Standard Mode Fast Mode	-	4.0 1.0	-	µs
t _{HDDAT} ^a	Data Hold Time Standard Mode Fast Mode	-	4.0 1.0	-	µs
t _{SUDAT}	Data Setup Time Standard Mode Fast Mode	-	2.0 0.5	-	µs
t _{SUSTA}	Setup Time for repeated START conditon Standard Mode Fast Mode	-	6.03 1.58	-	µs
t _{SUSTO}	Setup Time for STOP conditon Standard Mode Fast Mode	-	4.03 1.08	-	µs

Table 1-14: I²C Interface characteristics

Parameter	Description	Min.	Typ.	Max.	Units
t_{BUF}	Bus Free Time Standard Mode Fast Mode	-	10.0 2.5	-	μs
t_f	fall time of SDA and SCL Standard Mode Fast Mode ^b	-	-	300 300	ns
t_{SP}	pulse width of spike suppression Standard Mode Fast Mode ^c	-	-	- 50	ns

Table 1-14: I²C Interface characteristics

- a. max. valid time (t_{VD}) non-applicable, since device stretches the LOW period (t_{LOW}) of the SCL signal
- b. output buffers without slope control for falling edges, use series resistors to slow down falling edges if needed
- c. valid for SCL signal, no spike suppression on SDA signal

1.3.4.6 RESET and Boot Strap timing

The INAP375T offers several boot strap pins to define, how the device will come up and check for a configuration after boot up or hardware reset. The correct boot strap selection is necessary for proper operation of the INAP375T device. For more information please refer to the INAP375T user manual.




Figure 1-9: Reset and Boot Strap Timing Diagram

For a valid Reset Low Time (t_{RESLOW}) all supply voltages needs to be stable in the operating condition. At reset release (rising edge of RESET#) a stable reference clock is required. All values specified for $T_A=25^\circ C$.

Parameter	Description	Min.	Typ.	Max.	Units
t_{RESLOW}	Reset Low Time	1	-	-	ms
t_{BSU}	Boot Strap In Setup Time	0	-	-	ns
t_{BHO}	Boot Strap in Hold Time	500	-	-	ns

Table 1-15: Boot Strap Reset Timing

1.3.4.7 GPIO Interface

1.3.4.7.1 GPIO Interface Downstream

The GPIO interface is only available in APIX2 mode. At transmitter side GPIO data input ports are sampled asynchronously and transmitted to configurable GPIO output ports at receiver side. Sampling frequency can be flexible configured using parameters GPIO Bandwidth (gpio_bw_dwn) and GPIO halved (gpio_bw_div). For further information please refer to the INAP375T user manual. All values specified for T_A=25°C.

Downstream Bandwidth	GPIO ports	GPIO Bandwidth	GPIO halved	Sampling Frequency.	Unit
3 GBit/s	1	high	off	26.768	MHz
3 GBit/s	1	low	off	6.696	MHz
3 GBit/s	1	high	on	13.393	MHz
3 GBit/s	1	low	on	3.348	MHz
3 GBit/s	2	high	off	13.393	MHz
3 GBit/s	2	low	off	3.348	MHz
3 GBit/s	2	high	on	6.696	MHz
3 GBit/s	2	low	on	unsupported	MHz
1 GBit/s	1	high	off	17.857	MHz
1 GBit/s	1	low	off	4.468	MHz
1 GBit/s	1	high	on	8.929	MHz
1 GBit/s	1	low	on	2.232	MHz
1 GBit/s	2	high	off	8.929	MHz
1 GBit/s	2	low	off	2.232	MHz
1 GBit/s	2	high	on	4.464	MHz
1 GBit/s	2	low	on	1.116	MHz
500 MBit/s	1	high	off	17.857	MHz
500 MBit/s	1	low	off	4.468	MHz
500 MBit/s	1	high	on	8.929	MHz
500 MBit/s	1	low	on	2.232	MHz
500 MBit/s	2	high	off	8.929	MHz
500 MBit/s	2	low	off	2.232	MHz
500 MBit/s	2	high	on	4.464	MHz
500 MBit/s	2	low	on	1.116	MHz

Table 1-16: GPIO Interface Downstream

1.3.4.7.2 GPIO interface upstream

Transmitter GPIO upstream interface outputs GPIO data coming from either one or two APIX2 receiver devices. Output frequency can be configured using parameter GPIO Bandwidth (gpio_bw_up). For further information please refer to the INAP375T user manual. All values specified for $T_A=25^{\circ}\text{C}$.

Number of Rx	Upstream Bandwidth	GPIO ports	GPIO Bandwidth	Maximum Output frequency	Unit
1	187.5 MBit/s	1	high	13.39	MHz
1	187.5 MBit/s	1	low	3.35	MHz
1	187.5 MBit/s	2	high	13.39	MHz
1	187.5 MBit/s	2	low	3.35	MHz
1	62.5 MBit/s	1	high	4.46	MHz
1	62.5 MBit/s	1	low	1.12	MHz
1	62.5 MBit/s	2	high	4.46	MHz
1	62.5 MBit/s	2	low	1.12	MHz
2	187.5 MBit/s	1	high	6.69	MHz
2	187.5 MBit/s	1	low	3.35	MHz
2	187.5 MBit/s	2	high	6.96	MHz
2	187.5 MBit/s	2	low	3.35	MHz
2	62.5 MBit/s	1	high	2.23	MHz
2	62.5 MBit/s	1	low	1.12	MHz
2	62.5 MBit/s	2	high	2.23	MHz
2	62.5 MBit/s	2	low	1.12	MHz

Table 1-17: GPIO Interface Upstream

1.3.4.8 Sideband Interface

1.3.4.8.1 Sideband Interface Downstream

The Sideband interface is only available in APIX1 mode. At transmitter side sideband data input ports are sampled asynchronously and transmitted to the corresponding output ports at receiver side. All values specified for $T_A=25^{\circ}\text{C}$.

Downstream Bandwidth	Sampling frequency	Units
1 GBit / s	13.89	MHz
500 MBit / s	6.94	MHz

Table 1-18: Sideband Interface Downstream

1.3.4.8.2 Sideband Interface Upstream

Transmitter Sideband interface outputs sideband data coming from receiver side. All values specified for $T_A=25^{\circ}\text{C}$.

Upstream Bandwidth	Maximum output frequency	Units
62.5 MBit / s	10.41	MHz
31.25 MBit / s	5.21	MHz

Table 1-19: Sideband Interface Upstream

1.3.4.9 MCLK clock output

The granularity of the frequency output of MCLK is defined by pulse width. For further informations please refer to the INAP375T user manual. All values specified for $T_A=25^{\circ}\text{C}$.

Parameter	Description	Min	Max	Units
$f_{\text{MCLK_OUT}}$	MCLK output frequency	2.953	187.5	MHz

Table 1-20: MCLK output frequency range

1.3.4.10 I²S Audio Interface

$f_{BCK} = 1 / t_{PERIOD}$. All values specified for $T_A=25^{\circ}C$.




Figure 1-10: I2S Audio Interface Timing Diagram

Parameter	Description	Min	Max	Units
f_{BCK}	I2S_BCK frequency	0.75	26.78	MHz
t_{HIGH}	I2S_BCK high time	7	-	ns
t_{LOW}	I2S_BCK low time	7	-	ns
t_{SETUP}	Setup time	2	-	ns
t_{HOLD}	Hold time	7	-	ns

Table 1-21: I2S Audio Interface Timing

1.3.4.11 MII / NIBBLE Interface Timings

$f_{MII_CLK} = 1 / t_{PERIOD}$. All values specified for $T_A=25^\circ C$.




Figure 1-11: MII / NIBBLE Interface Timing Diagram Transmit




Figure 1-12: MII / NIBBLE Interface Timing Diagram Receive

Parameter	Description	Min	Typ	Max	Units
f_{MII_CLK}	Clock Frequency	3.125	-	62.5	MHz
f_{MII_CLK}	Clock Frequency (100BASE-T)	-	25	-	MHz
t_{SETUP}	Setup Time	9	-	-	ns
t_{HOLD}	Hold Time	0	-	-	ns
t_{OUTV}	Output Valid	1	-	7	ns

Table 1-22: MII / NIBBLE Interface Timings

1.3.5 Reference Clock

The INAP375T requires an external clock source like a crystal or oscillator, acting as reference for the internal PLL.

Parameter	Description	Min.	Typ.	Max.	Unit
f_{ref_osc}	Nominal Reference Frequency	-	10	-	MHz
F_{TOL}	Frequency Tolerance	-100	-	+100	ppm
ESR_{XTAL}	Equivalent Series Resistance	-	-	80	Ohm
	Drive Level	see Table 1-24			

Table 1-23: Reference clock requirements

The INAP375T core clock frequency is generated by an internal PLL controlled by an external 10 MHz crystal. Alternatively a stable 10 MHz clock signal (3.3V CMOS TTL) can be directly connected to XTAL_IN with XTAL_OUT left open. Figure 1-13 shows a typical crystal design required for the oscillator circuit. The values for C1, C2 and R1 need to be selected to match the oscillation requirements of the crystal Q1.




Figure 1-13: Crystal clock schematic example

For resonance at the correct frequency, the crystal needs to be loaded with its specified load capacitance C_L , which is the value of capacitance used in conjunction with the oscillation unit. The INAP375T oscillator provides some of the load with internal capacitance which is specified within the range of 10pF to 12.5pF. The remainder is generated by the external capacitors and tuning capacitors labeled C1 and C2.

The load capacitance C_L can be calculated from $C_L = C_{int} + C1//C2$. E.g. selecting C1 and C2 with 15pF, C_L can be calculated to $C_L = 12.5pF + 7.5pF = 20pF$.

The crystal needs to be able to withstand the power dissipation, produced by the INAP375T. The power dissipation depends on the ESR of the crystal and is reflected by the maximum drive level of the crystal. Table 1-24 illustrates the power dissipation of the INAP375T and therefore the minimum drive level capabilities of the crystal at different crystal ESR levels.

Crystal ESR	INAP375T Power dissipation / Minimum crystal drive level	Unit
30	77	μW
50	121	μW
80	179	μW

Table 1-24: Minimum Drive level

1.3.6 Power Up Sequencing

To avoid high IO currents, 1.8V supply voltages have to ramp before 3.3V supply on power-up. On power-down, 3.3V supply have to be powered down before 1.8V. On power-up all supply voltages have to rise steadily from GND level up to the VCC_{MIN} level without turn to negative direction. The ramping times must be within the limits as specified in Figure 1-25. All 1.8V supplies have to be ramped up simultaneously starting from GND according Figure 1-14. Reset has to be held low until all supplies reached recommended operating conditions.




Figure 1-14: Steady voltage ramp-up

Parameter	Description	Min.	Typ.	Max.	Unit
t _{RAMP}	Supply Ramp Up Time for all supplies GND to VCC _{min}	0.05	1	10	ms

Table 1-25: Power supply ramp-up time

1.4 Typical Operating Characteristics




Figure 1-15: Typical supply current characteristics




Figure 1-16: Typical device I-V curve for 3.3V data interface IO under nominal conditions

1.5 External Circuits

1.5.1 External Termination Resistors

There are no external termination resistors required. For both Upstream and Downstream the dedicated 50 Ohm termination resistors are integrated in the circuit.

1.5.2 External Coupling Capacitors

1.5.2.1 Downstream Coupling Capacitors

The serial data path in downstream direction requires coupling capacitors according Figure 1-17. Recommended value for all capacitors is 100nF (X7R) for all operation modi.




Figure 1-17: Downstream Coupling Capacitors

1.5.2.2 Upstream Coupling Capacitors

The serial data path in upstream direction requires coupling capacitors according Figure 1-18. Recommended value for all capacitors is 100nF (X7R). Values depend on cable length and serial upstream data rate in combination with the selected APIX operation mode.




Figure 1-18: Upstream Coupling Capacitors

2.0 Pin Description

Signal Name	Type	Description
PX[30:1]	I ^e	Video Interface pin
SPI_M_SDO/ MII_CLK/ BST5	I/O ^f	SPI_M_SDO: SPI Master Data Output MII_CLK: MII Interface Clock Output BST5: Boot strap option 5 input
SPI_M_SDI/ MII_TX_EN	I	SPI_M_SDI: SPI Master Data Input MII_TX_EN: MII Transmit Enable Input
SPI_M_SCK/ MII_RXD1/ BST2	I/O ^f	SPI_M_SCK: SPI Master Serial Clock Output MII_RXD1: MII Receive Data Output 1 BST2: Boot strap option 2 input
SPI_M_CS0#/ MII_RXD0	O	SPI_M_CS0#: SPI Master Chip-select 0 Output (Data Channel 0) MII_RXD0: MII Receive Data Output 0
SPI_M_CS1#/ MII_RXD3/	O	SPI_M_CS1#: SPI Master Chip-select 1 Output (Data Channel 1) MII_RXD3: MII Receive Data Output 3
SPI_M_CS2#	O	SPI_M_CS2#: SPI Master Chip-select 2 Output (Configuration)
SPI_S_SDO/ BST3	I/O ^f	SPI_S_SDO: SPI Slave Data Output BST3: Boot strap option 3 input
SPI_S_SDI	I ^a	SPI Slave Data Input
SPI_S_SCK	I ^a	SPI Slave Serial Clock Input
SPI_S_STALL/ MII_STALL MII_COL/ BST4	I/O ^f	SPI_S_STALL: High: SPI Slave not ready or buffer full Low: SPI Slave ready to receive data MII_STALL: High: Nibble IF not ready or buffer full Low: Nibble IF ready to receive data MII_COL: MII Collision Detect output BST4: Boot strap option 4 input
SPI_S_CS0#/ MII_TXD0/ SBDWN_DATA0	I ^a	SPI_S_CS0#: SPI Slave Chip-select 0 Input (Data channel 0) MII_TXD0: MII Transmit Data Input 0 SBDWN_DATA0: APIX1 Downstream data input 0
SPI_S_CS1#/ MII_TXD1/ SBDWN_DATA1	I ^a	SPI_S_CS1#: SPI Slave Chip-select 1 input (Data channel 1) MII_TXD1: MII Transmit Data input 1 SBDWN_DATA1: APIX1 Downstream data input 1
SPI_S_CS2#	I ^a	SPI Slave Chip-select 2 input (Configuration)

Table 2-1: Pin description

Signal Name	Type	Description
SPI_S_RW/ MII_TXD2	I	SPI_S_RW: SPI Slave Read/Write input, only used in single SPI mode MII_TXD2: MII Transmit Data Input 2
SPI_S_MB0/ MII_RXD2/ SBUP_DATA0/ BST1	I/O ^f	SPI_S_MB0: SPI Slave mailbox 0 output MII_RXD2: MII Receive Data Output 2 SBUP_DATA0: APIX1 Upstream data output 0 BST1: Boot strap option 1 input
SPI_S_MB1/ MII_RX_DV/ SBUP_DATA1/ BST6	I/O ^f	SPI_S_MB1: SPI slave mailbox 1 output MII_RX_DV: MII Receive Data Valid output SBUP_DATA1: APIX1 Upstream data output 1 BST6: Boot strap option 6 input
MII_TXD3	I	MII_TXD3: MII Transmit Data Input 3
I ² C_SCL/ INBOUND_TS	I/O ^b	I ² C_SCL: I ² C Clock output INBOUND_TS: Inbound Nibble Data Target select output
I ² C_SD/ OUTBOUND_TS	I/O ^b	I ² C_SD: I ² C Data pin OUTBOUND_TS: Outbound Nibble Data Target select input
SD_UP_IN_P	I ^c	Serial Link, Upstream Serial Link Input from RX
SD_UP_IN_N	I ^c	Serial Link, Upstream Serial Link Input from RX
SD_DWN_OUT_N	O ^c	Serial Link, Downstream Serial Link output to RX
SD_DWN_OUT_P	O ^c	Serial Link, Downstream Serial Link output to RX
XTAL_IN	I	10MHz Oscillator input
XTAL_OUT	O	10MHz Oscillator output
I2S_FRCK	I ^a	I2S Interface, Frame clock input
I2S_BCK	I ^a	I2S Interface, Bit clock input
I2S_SDATA	I ^a	I2S Interface, Data input
I2S_MCLK	I/O	I2S Interface, Master Clock input/output
GPIO1/SBDWN_CLK	I/O	GPIO1: General purpose I/O SBDWN_CLK: Sampling clock output for SBDWN_DATA[1:0] (APIX1 Mode) DEBUG Interface : Debug Output Pin1
GPIO0/SBUP_CLK	I/O	GPIO0: General purpose I/O SBUP_CLK: Sampling clock output for SBUP_DATA[1:0] (APIX1 Mode) DEBUG Interface : Debug Output Pin0
STATUS	O	STATUS: Device status output
RESET#	I ^d	Reset

Table 2-1: Pin description

Signal Name	Type	Description
PLL_VCO_TUNE	O	reserved, do not connect
DVDD	Power	Digital I/O power supply
AVDD_LVDS_PLL	Power	LVDS PLL power supply
VDD	Power	Core supply
AVDD_LVDS	Power	LVDS I/O power supply
AVDD_LD	Power	Serial Link I/O Power supply
AVDD	Power	Serial Link core power supply
AVDD_VCO	Power	Serial Link VCO Power supply
VDD_XTAL	Power	10MHz Oscillator core supply
DVDD_XTAL	Power	10MHz Oscillator digital supply
GND_XTAL	GND	10MHz Oscillator Ground
GND	GND	Ground
Exposed PAD (EP)	GND	must be connected to GND-plane
TEST	I ^a	reserved, pull down external over 100kOhm to GND

Table 2-1: Pin description

- a. with internal pull-down
- b. n-channel open drain
- c. CML interface
- d. schmitt trigger input
- e. external 100 Ohm termination is required in case of LDI input
- f. BST pins require defined level during hardware reset (pull-up or pull-down)

2.1 Reset

The pin RESET# triggers an asynchronous reset (active low) and can be activated any time. This reset erases all configuration settings. Please see Table 2-2 for the status of all pins during reset.

Signal Name	Reset State	Functional State
PX[30:1]	Input	Input
SPI_M_SDO / MII_CLK / BST5	Input	Output
SPI_M_SDI / MII_TX_EN	Input	Input
SPI_M_SCK / MII_RXD1 / BST2	Input	Output
SPI_M_CS0# / MII_RXD0	Output	Output
SPI_M_CS1# / MII_RXD3/	Output	Output
SPI_M_CS2#	Output	Output
SPI_S_SDO / BST3	Input	Output
SPI_S_SDI	Input	Input
SPI_S_SCK	Input	Input
SPI_S_STALL / MII_COL / BST4	Input	Output
SPI_S_CS0# / MII_TXD0 / SBDWN_DATA0	Input	Input
SPI_S_CS1# / MII_TXD1 / SBDWN_DATA1	Input	Input
SPI_S_CS2#	Input	Input
SPI_S_RW / MII_TXD2	Input	Input
SPI_S_MB0 / MII_RXD2 / SBUP_DATA0 / BST1	Input	Output
SPI_S_MB1 / MII_RX_DV / SBUP_DATA1 / BST6	Input	Output
MII_TXD3	Input	Input
I ² C_SCL / INBOUND_TS	Tri-State	Tri-State / Output
I ² C_SD / OUTBOUND_TS	Tri-State	Tri-State / Input / Output
I2S_FRCK	Input	Input
I2S_BCK	Input	Input
I2S_SDATA	Input	Input
I2S_MCLK	Tri-State	Tri-State / Input / Output
GPIO1 / SBDWN_CLK	Input	Input / Output
GPIO0 / SBUP_CLK	Input	Input / Output
STATUS	Output	Output

Table 2-2: Reset States

3.0 Package Information

3.1 100 Pin LQFP package

3.1.1 Pinout Diagram - LQFP package




Figure 3-1: Pinout diagram - LQFP

* Exposed PAD connect to GND-plane

3.1.2 Signal Mapping - LQFP package

Pin	Signal	Pin	Signal	LQFP pin	Signal	LQFP pin	Signal
1	PX15	27	SPI_S_CS2#	53	XTAL_OUT	79	PX27
2	PX4	28	SPI_S_RW / MII_TXD2	54	VDD_XTAL	80	PX26
3	PX5	29	SPI_S_MB0 / MII_RXD2 / SBUP_DATA0 / BST1	55	DVDD_XTAL	81	PX25
4	PX6	30	SPI_S_MB1 / MII_RX_DV / SBDWN_DATA1 / BST6	56	I2S_FRCK	82	PX30
5	PX3	31	MII_TXD3	57	I2S_BCK	83	PX29
6	PX2	32	I2C_SCL / INBOUND_TS	58	I2S_SDATA	84	PX24
7	DVDD	33	I2C_SD / OUTBOUND_TS	59	VDD	85	PX23
8	GND	34	GND	60	GND	86	PX20
9	AVDD_LVDS	35	VDD	61	I2S_MCLK	87	AVDD_LVDS_PLL
10	PX1	36	VDD	62	GPIO1	88	GND
11	SPI_M_SDO / MII_CLK / BST5	37	SD_UP_IN_P	63	GPIO0	89	VDD
12	SPI_M_SDI / MII_TX_EN	38	SD_UP_IN_N	64	STATUS	90	GND
13	SPI_M_SCK / MII_PXD1 / BST2	39	GND	65	TEST	91	PX8
14	SPI_M_CS0# / MII_RXD0	40	GND	66	RESET#	92	PX7
15	SPI_M_CS1# / MII_RXD3	41	AVDD_VCO	67	AVDD_LVDS	93	PX14
16	GND	42	PLL_VCO_TUNE	68	GND	94	PX13
17	VDD	43	AVDD	69	DVDD	95	PX10
18	SPI_M_CS2#	44	GND	70	PX16	96	PX9
19	SPI_S_SDO / BST3	45	SD_DWN_OUT_N	71	PX17	97	PX12
20	SPI_S_SDI	46	SD_DWN_OUT_P	72	PX21	98	PX11
21	SPI_S_SCK	47	AVDD_LD	73	PX22	99	DVDD
22	SPI_S_STALL / MII_COL / BST4	48	GND	74	PX18	100	GND
23	SPI_S_CS0# / MII_TXD0 / SBDWN_DATA0	49	AVDD_LD	75	PX19		
24	DVDD	50	AVDD	76	GND		
25	GND	51	XTAL_GND	77	DVDD		
26	SPI_S_CS1# / MII_TXD1 / SBDWN_DATA1	52	XTAL_IN	78	PX28		

Video Interface

Data Interface

Serial Interface

Table 3-1: Signal Mapping List - LQFP

Supply Name	Pins	Supply Name	Pins
VDD	17, 35, 36, 59, 89	GND	8, 16, 25, 34, 39, 40, 44, 48, 60, 68, 76, 88, 90, 100
DVDD	7, 24, 69, 77, 99		
AVDD	43, 50	AVDD_VCO	41
AVDD_LD	47, 49	VDD_XTAL	54
AVDD_LVDS	9, 67	DVDD_XTAL	55
AVDD_LVDS_PLL	87	XTAL_GND	51

Table 3-2: Supply Pins - LQFP

3.1.3 Package Dimensions - LQFP package

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	---	---	1.6
STAND OFF	A1	0.05	---	0.15
MOLD THICKNESS	A2	1.35	1.4	1.45
LEAD WIDTH (PLATING)	b	0.17	0.22	0.27
LEAD WIDTH	b1	0.17	0.2	0.23
L/F THICKNESS (PLATING)	c	0.08	---	0.2
L/F THICKNESS	c1	0.09	---	0.16
	X	16 BSC		
	Y	16 BSC		
BODY SIZE	X	14 BSC		
	Y	14 BSC		
LEAD PITCH	e	0.5 BSC		
FOOTPRINT	L	0.45	0.6	0.75
	L1	1 REF		
	0	0"	3.5"	7"
	01	0"	---	---
	02	11"	12"	13"
	03	11"	12"	13"
	R1	0.08	---	---
	R2	0.08	---	0.2
	S	0.2	---	---
EP SIZE	M	7.2	7.3	7.4
	N	7.2	7.3	7.4
	P	3.25	3.3	3.35
	Q	3.45	3.5	3.55
	T	0.04	---	0.13
PACKAGE EDGE TOLERANCE	ooo	0.2		
LEAD EDGE TOLERANCE	bbb	0.2		
COPLANARITY	ccc	0.08		
LEAD OFFSET	ddd	0.08		
MOLD FLATNESS	eee	0.05		

NOTES

1. DATUM T, U, AND Z TO BE DETERMINED AT DATUM PLANE H.
 2. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE DATUM Y.
 3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.
- DIMENSION b DOES NOT INCLUDE DAM BAR PROTRUSION. ALLOWABLE DAM BAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 mm. DAM BAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07 mm.
- ▲ EXACT SHAPE OF EACH CORNER IS OPTIONAL.




Figure 3-2: Package Drawing - 100 pin LQFP

3.2 104 Pin aQFN Package

3.2.1 Pinout Diagram - aQFN package




Figure 3-3: Pinout diagram - aQFN

* Exposed PAD connect to GND-plane

3.2.2 Signal Mapping - aQFN package

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A2	PX19	C6	RESET#	G3	VDD	K12	SPI_S_MB0 / MII_RXD2 / SBUP_DATA0 / BST1
A3	PX21	C7	I2S_MCLK	G10	VDD	L1	PX12
A4	PX16	C8	I2S_BCK	G11	NC	L2	PX11
A5	AVDD_LVDS	C9	VDD_XTAL	G12	SD_UP_IN_P	L3	PX15
A6	STATUS	C10	XTAL_GND	H1	GND	L4	PX6
A7	GPIO0	C11	GND	H2	GND	L5	DVDD
A8	GND	C12	SD_DWN_OUT_P	H3	PX7	L6	PX1
A9	I2S_SDATA	D1	NC	H10	I2C_SCL / INBOUND_TS	L7	SPI_M_SCK / MII_PXD1 / BST2
A10	DVDD_XTAL	D2	PX30	H11	I2C_SD / OUTBOUND_TS	L8	GND
A11	XTAL_IN	D3	PX26	H12	GND	L9	SPI_S_SDO / BST3
B1	PX28	D10	AVDD_LD	J1	PX8	L10	SPI_S_STALL / MII_COL / BST4
B2	DVDD	D11	NC	J2	PX14	L11	DVDD
B3	PX18	D12	SD_DWN_OUT_N	J3	PX10	L12	SPI_S_CS1# / MII_TXD1 / SBDWN_DATA1
B4	PX17	E1	PX23	J10	SPI_S_RW / MII_TXD2	M2	GND
B5	GND	E2	PX24	J11	SPI_S_MB1 / MII_RX_DV / SBDWN_DATA1 / BST6	M3	PX5
B6	TEST	E3	PX29	J12	MII_TXD3	M4	PX3
B7	GPIO1	E10	GND	K1	PX13	M5	GND
B8	VDD	E11	AVDD	K2	PX9	M6	SPI_M_SDO / MII_CLK / BST5
B9	I2S_FRCK	E12	AVDD_VCO	K3	DVDD	M7	SPI_M_SDI / MII_TX_EN
B10	XTAL_OUT	F1	GND	K4	PX4	M8	SPI_M_CS1# / MII_RXD3
B11	AVDD	F2	AVDD_LVDS_PLL	K5	PX2	M9	VDD
B12	AVDD_LD	F3	PX20	K6	AVDD_LVDS	M10	SPI_S_SDI
C1	PX25	F10	GND	K7	SPI_M_CS0# / MII_RXD0	M11	SPI_S_CS0# / MIITXD0 / SBDWN_DATA0
C2	PX27	F11	GND	K8	SPI_M_CS2#		
C3	GND	F12	SD_UP_IN_N	K9	SPI_S_SCK		Video Interface
C4	PX22	G1	GND	K10	GND		Data Interface
C5	DVDD	G2	VDD	K11	SPI_S_CS2#		Serial Interface

Table 3-3: Signal Mapping List - aQFN

Supply Name	Pins	Supply Name	Pins
VDD	B8, G2, G3, G10, M9	GND	A8, B5, C3, C11, E10, F1, F10, F11, G1, H1, H2, H12, K10, L8, M2, M5
DVDD	B2, C5, K3, L5, L11		
AVDD	B11, E11	AVDD_VCO	E12
AVDD_LD	B12, D10	VDD_XTAL	C9
AVDD_LVDS	A5, K6	DVDD_XTAL	A10
AVDD_LVDS_PLL	F2	XTAL_GND	C10

Table 3-4: Supply Pins - aQFN

4.0 Ordering Information

Device / Ordering Code	Package	RoHS compliant	Quality	Temperature Range	Minimum Order Quantity
INAP375T	LQFP100	yes	AEC-Q100	-40°C to +105°C	90 pcs / tray
INAP375T-R1	LQFP100	yes	AEC-Q100	-40°C to +105°C	1000 pcs / reel
INAP375TAQ	aQFN104	yes	AEC-Q100	tbd	260 pcs / tray
INAP375TAQ-R2	aQFN104	yes	AEC-Q100	tbd	2000 pcs / reel

Table 4-1: Ordering Information

5.0 Bibliography

- [1] – OpenLDI Specification, National Semiconductors, Rev. 0.95, 13th of May 1999
- [2] – ANSI/TIA/EIA-644-1995 Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, November 1995
- [3] – INAP375T User Manual

6.0 Revision History

Revision	Date	Changes
1.0	Oct 2012	<ul style="list-style-type: none"> • Updated Section 1.3.1 "Serial Interface" • Added Section 1.5 "External Circuits" • Updated Section 1.3.4.1 "General Characteristics" • Updated Section 1.3.4.6 "RESET and Boot Strap timing" • Updated Section 1.3.4.10 "I2S Audio Interface" • Updated Section 1.3.4.11 "MII / NIBBLE Interface Timings" • Updated Section 1.3.6 "Power Up Sequencing" • Updated Section 2.0 "Pin Description" • Removed „Preliminary“ note
1.1	Apr 2013	<ul style="list-style-type: none"> • Added Section 4.0 "Ordering Information" • Added AQFN package Pinout List and Package Drawing
1.2	Jul 2013	<ul style="list-style-type: none"> • Removed support for openLDI dual pixel format ("Dual LVDS Mode"). • Corrected Signal names in Figure 1-7

Table 6-1: Revision History


Inova Semiconductors GmbH

Grafinger Str. 26

D-81671 Munich / Germany

Phone: +49 (0)89 / 45 74 75 - 60

Fax: +49 (0)89 / 45 74 75 - 88

Email: info@inova-semiconductors.de**URL:** <http://www.inova-semiconductors.com> APIX[®] is a registered trademark of Inova Semiconductors GmbH

All other trademarks or registered trademarks are the property of their respective holders.

Inova Semiconductors GmbH does not assume any liability arising out of the applications or use of the product described herein; nor does it convey any license under its patents, copyright rights or any rights of others.

Inova Semiconductors products are not designed, intended or authorized for use as components in systems to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death may occur. The information contained in this document is believed to be current and accurate as of the publication date. Inova Semiconductors GmbH reserves the right to make changes at any time in order to improve reliability, function or performance to supply the best product possible.

Inova Semiconductors GmbH assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made.

© Inova Semiconductors 2013