STAP08DP05



Low voltage 8-bit constant current LED sink driver with output error detection for automotive applications

Datasheet - production data



Features

- Low voltage power supply down to 3 V
- · 8 constant current output channels
- Adjustable output current through external resistor
- Short and open output error detection
- Serial data IN/parallel data OUT
- Able to drive 3.3 V microcontroller
- Output current: 5-100 mA
- 30 MHz clock frequency
- Available in high thermal efficiency TSSOP exposed pad
- ESD protection 2.5 kV HBM

Applications

- Dashboard and infotainment backlighting
- · Exterior/interior lighting
- DTRLs

Description

The STAP08DP05 is a monolithic, low voltage, low current power 8-bit shift register designed for LED panel displays. The STAP08DP05 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. In the output stage, eight regulated current sources are designed to provide 5-100 mA constant current to drive the LEDs.

The detection circuit checks 3 different conditions that can occur on the output line: short to GND, short to V_O or open line. The data detection results are loaded in the shift register and shifted out via the serial line output.

STAP08DP05 detection functionality is implemented without increasing the pin number. Through a secondary function of the output enable and latch pin (DM1 and DM2 respectively), a dedicated logic sequence allows the device to enter or leave detection mode. Through an external resistor, users can adjust the output current of the STAP08DP05, thus controlling the light intensity of the LEDs. In addition, the user can adjust the intensity of the brightness of the LEDs from 0% to 100% through the OE/DM2 pin.

The STAP08DP05 guarantees a 20 V output driving capability, allowing users to connect more LEDs in series. The high clock frequency, 30 MHz, also satisfies the system requirement of high volume data transmission. The 3.3 V of voltage supply is very useful for applications that interface any microcontroller from 3.3 V. Compared with a standard TSSOP package, the TSSOP exposed pad increases the capability of heat dissipation by a factor of 2.5.

Table 1. Device summary

Order code	Package	Packaging	
STAP08DP5XTTR	TSSOP16 exposed-pad (Tape and reel)	2500 parts per reel	

Contents STAP08DP05

Contents

1	Sum	mary description	3
	1.1	Pin connections and description	3
2	Bloc	k diagram	4
3	Maxi	mum rating	5
	3.1	Absolute maximum ratings	5
	3.2	Thermal data	5
	3.3	Recommended operating conditions	6
4	Elect	rical characteristics	7
5	Swite	ching characteristics	8
6	Equi	valent circuit and outputs	9
7	Truth	table and timing diagrams	10
	7.1	Truth table	10
	7.2	Timing diagrams	10
8	Туріс	cal characteristics	13
9	Test	circuit	16
10	Dete	ction mode functionality	18
	10.1	Phase one: "entering error detection mode"	18
	10.2	Phase two: "error detection mode"	19
	10.3	Phase three: "resuming normal mode"	20
	10.4	Error detection conditions	21
11	Pack	age mechanical data	22
12	Pack	ing mechanical data	24
13	Revi	sion history	25
2/26		DocID024305 Rev 5	AT/


1 Summary description

Table 2. Typical current accuracy

Output voltage	Current	Output current	
Output voitage	Between bits	Between ICs	Output current
≥1.3 V	±1.5%	±6%	20 to 100 mA

1.1 Pin connections and description

Figure 1. Pin connections



Note: The exposed pad is electrically connected to a metal layer electrically isolated or connected to ground.

Table 3. Pin description

Pin n°	Symbol	Name and function
1	GND	Ground terminal
2	SDI	Serial data input terminal
3	CLK	Clock input terminal
4	LE/DM1	Latch input terminal
5-12	OUT 0-7	Output terminal
13	OE/DM2	Output enable input terminal (active low)
14	SDO	Serial data out terminal
15	R-EXT	Constant current programming
16	V_{DD}	5 V supply voltage terminal

Block diagram STAP08DP05

2 Block diagram




Figure 2. Normal mode - block diagram

STAP08DP05 Maximum rating

3 Maximum rating

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DD}	Supply voltage I _{GND}	0 to 7	V
Vo	Output voltage	-0.5 to 20	V
Io	Output current	100	mA
I _{GND}	GND terminal current	800	mA
f _{CLK}	Clock frequency	50	MHz
T _{OPR}	Operating temperature range	-40 to +150	°C
T _{STG}	Storage temperature range	-55 to +150	°C

3.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value ⁽¹⁾	Unit
R _{thJA}	Thermal resistance junction-ambient	37.5	°C/W

The exposed pad should be soldered to the PCB in order to derive the thermal benefits (according to Jedec 51-7).

Maximum rating STAP08DP05

3.3 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage		3.0	-	5.5	V
Vo	Output voltage			-	20	V
I _O	Output current	OUTn	5	-	100	mA
I _{OH}	Output current	SERIAL-OUT		-	+1	mA
I _{OL}	Output current	SERIAL-OUT		-	-1	mA
V _{IH}	Input voltage		0.7V _{DD}	-	V _{DD} +0.3	V
V _{IL}	Input voltage		-0.3	-	0.3V _{DD}	V
t _{wLAT}	LE/DM1 pulse width		20	-		ns
t _{wCLK}	CLK pulse width		20	-		ns
t _{wEN}	OE/DM2 pulse width	V _{DD} = 3.0 to 5.0 V	200	-		ns
t _{SETUP(D)}	Setup time for DATA	V _{DD} = 3.0 to 3.0 v	7	-		ns
t _{HOLD(D)}	Hold time for DATA		4	-		ns
t _{SETUP(L)}	Setup time for LATCH		15	-		ns
f _{CLK}	Clock frequency	Cascade operation (1)		-	30	MHz

^{1.} If the device is connected in cascade, it may not be possible to achieve the maximum data transfer. Please consider the timings carefully.

4 Electrical characteristics

 V_{DD} = 5 V, T_j = -40 °C to 125 °C, unless otherwise specified.

Table 7. Electrical characteristics

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V _{IH}	Input voltage high level		0.7•VDD		VDD	
V _{IL}	Input voltage low level		GND		0.3•VDD	V
V _{OL}	Serial data output voltage	I _{OL} = + 1 mA		0.03	0.4	
V _{он}	(SDO)	I _{OH} = - 1 mA	VDD-0.4			
Іон	Output leakage current	Vo =19 V, Outn = OFF		0.5	2	μΑ
Δl _{OL1}		$VDD = 3.3 \text{ V}, V_O = 0.3 \text{ V}$ Rext = 3.9 k Ω			8	
Δl _{OL2}	Current accuracy channel- to-channel (1) (2)	$VDD = 3.3 \text{ V}, V_O = 0.4 \text{ V}$ Rext = 980 Ω			4	
Δl _{OL3}		$VDD = 3.3 \text{ V}, V_O = 1.3 \text{ V}$ Rext = 200 Ω			4	%
Δl _{OL2}	Current accuracy device-	$VDD = 3.3 \text{ V}, V_O = 0.4 \text{ V}$ Rext = 980 Ω			6	
Δl _{OL3}	to-device (1)	$VDD = 3.3 \text{ V}, V_O = 1.3 \text{ V}$ Rext = 200 Ω			6	
R _{IN} (up)	Pull-up resistor for OE pin		150	300	600	kΩ
R _{IN} (down)	Pull-down resistor for LE pin		100	200	400	
IDD(OFF1)	- Supply current (OFF)	R ext = 980 Ω , LE = I_{ow} , OUT0 to OUT7 = OFF		4	6.5	
IDD(OFF2)	Зирріу сипені (ОРР)	Rext = 200 Ω , LE = I _{ow} , OUT0 to OUT15 = OFF		11	16	mA
IDD(ON1)	- Supply current (ON)	Rext = 980 Ω , LE = I _{ow} , OUT0 to OUT15 = ON		4.5	6.5	IIIA
IDD(ON2)	Supply current (ON)	Rext = 200 Ω , LE = I _{ow} , OUT0 to OUT15 = ON		12	16	
Tsd	Thermal shutdown (3)			170		°C

^{1.} Test performed with all outputs turned on, but only one output loaded at a time.

^{2.} $\Delta IOL+ = ((IOLmax - IOLmean)/ IOLmean)*100$, $\Delta IOL- = ((IOLmin - IOLmean)/ IOLmean)*100$, where IOLmean = (IOLout1+IOLout2+...+IOLout16) / 16.

^{3.} Not tested, guaranteed by design.

5 Switching characteristics

 V_{DD} = 5 V, T_i = 25 °C, unless otherwise specified.

Table 8. Switching characteristics⁽¹⁾⁽²⁾

Symbol	Parame	Parameter Test conditions		Min	Тур	Max	Unit	
f _{clk}	Clock freq	uency	Cascade ope	eration			30	MHz
tPLH1	CLK-OUTn LE\DM1 = H OE\DM2 = L			VDD=3.3 V VDD=5 V		36 19	50 25	ns
tPLH2	LE\DM1-OUTn OE\DM2 = L	Propagation		VDD=3.3 V VDD=5 V		38	50	ns
tPLH3	OE\DM2-OUTn LE\DM1 = H	delay time ("L" to "H")		VDD=3.3 V VDD=5 V		42	55 30	ns
tPLH	CLK - SDO			VDD=3.3 V VDD=5 V		22 18	30 25	ns
tPHL1	CLK-OUTn LE\DM1 = H OE\DM2 = L		VIH = VDD VIL = GND CL = 10 pF	VDD=3.3 V VDD=5 V		9 5	12 7	ns
tPHL2	LE\DM1-OUTn OE\DM2 = L	Propagation delay time	Io = 20 mA VL = 3 V REXT = 1 K Ω	VDD=3.3 V VDD=5 V		4	6 5	ns
tPHL3	OE\DM2-OUTn LE\DM1 = H	("H" to "L")	RL = 60 Ω	VDD=3.3 V VDD=5 V		6	8 5	ns
tPHL	CLK - SDO			VDD=3.3 V VDD=5 V		25 20	33 26	ns
t _{ON}	Output rise 10~90% of wavefo	voltage		VDD=3.3 V VDD=5 V		30 15	40 20	ns
t _{OFF}	Output fal 90~10% of	voltage		VDD=3.3 V VDD=5 V		7	10	ns
tr	wavefo	me ⁽³⁾		V C=∪U V		0	8 5	μs
tf	CLK fall tir	me ⁽³⁾					5	

^{1.} All table limits are guaranteed by design.

8/26 DocID024305 Rev 5

^{2.} Not tested in production.

^{3.} If devices are connected in cascade and tr or tf is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

6 Equivalent circuit and outputs

Figure 3. OE/DM2 terminal




Figure 4. LE/DM1 terminal




Figure 5. CLK, SDI terminal





Figure 6. SDO terminal



7 Truth table and timing diagrams

7.1 Truth table


Table 9. Truth table

Clock	LE/DM1	OE/DM2	SDI	OUT0 OUT0 OUT7	SDO
_ _	Н	L	Dn	Dn Dn -5 Dn -7	Dn -7
	L	L	Dn + 1	No change	Dn -7
	Н	L	Dn + 2	Dn +2 Dn -3 Dn -5	Dn -5
—	Х	L	Dn + 3	Dn +2 Dn -3 Dn -5	Dn -5
—	Х	Н	Dn + 3	OFF	Dn -5

Note: OUT0 to OUT7 = ON when Dn = H; OUT0 to OUT7 = OFF when Dn = L.

7.2 Timing diagrams

Figure 7. Timing diagram - normal mode







Figure 8. Clock, serial-in, serial-out







Figure 10. Outputs



8 Typical characteristics

8000 7000 6000 4000 2000 1000 0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 Ouput current (mA) T_A = 25 °C, Vdrop = 0.3 V; 1.2 V, Iset = 3 mA; 5 mA; 10 mA; 20 mA; 50 mA; 80 mA, Max

Figure 11. Output current - R_{EXT} resistor

Table 10. Output current - R_{EXT} resistor, T_A = 25 °C

Parameter	Value						
Output current (mA)	3	5	10	20	50	80	130
Rext (Ω)	6740	3930	1913	963	386	241	124

Note: Maximum output current setting was 130 mA applying Rext = 124 Ω .




Figure 12. I_{SET} vs. drop-out voltage (V_{DROP} @ 25 °C)

Table 11. I_{SET} vs. drop-out voltage (V_{DROP} @ 25 °C)

Vdd (V)	I set (mA)	Rext (Ω)	Vdrop min (mV)	Vdrop max (mV)	Vdrop AVG (mV)
	3	6470	30.6	31.2	30.93
	5	3930	46.5	52.9	48.63
	10	1910	80.9	100	82.26
3	20	963	150	161	157
	50 386		392	396	394.3
	80	241	636	646	640.3
	100	192	846	850	848
	3	6470	25.6	29	26.96
	5	3930	40.8	41.7	41.16
	10	1910	80.1	105	89.2
5	20	963	153	154	154
	50	386	379	386	382
	80	241	618	626	621
	100	192	825	830	827




Figure 13. Power dissipation vs. package temperature

Note:

The exposed pad should be soldered to the PCB in order to derive the thermal benefits (according to Jedec 51-7).


STAP08DP05 **Test circuit**

Test circuit 9

I_{DD} ↓ V_{DD} OUTO OE/DM2 CLK LE/DM1 OUT7 SDI SDO R-EXT GND I_{REF} ↓ CS19790

Figure 14. DC characteristics

Figure 15. AC characteristics



STAP08DP05 Test circuit




Figure 16. Timing example for open line and/or short detection

10 Detection mode functionality


10.1 Phase one: "entering error detection mode"

From the "normal mode" condition the device can switch to "error detection mode" by a logic sequence on the OE/DM2 and LE/DM1 pins as shown in the following table and diagram.

Table 12. Entering error detection mode truth table

CLK	1°	2°	3°	4°	5°
OE/DM2	Н	L	Н	Н	Н
LE/DM1	L	L	L	Н	L

Figure 17. Entering error detection mode timing diagram



After these five CLK cycles the device goes into the "error detection mode" and at the 6th rising edge of CLK, the SDI data are ready for sampling.

18/26 DocID024305 Rev 5

10.2 Phase two: "error detection mode"

The eight data bits must be set to "1" in order to set ON all the outputs during detection. The data are latched by LE/DM1 and after that the outputs are ready for the detection process. When the microcontroller switches OE/DM2 to LOW, the device drives the LEDs in order to analyze if an OPEN or SHORT condition has occurred.




Figure 18. Detection diagram

The status of the LE<u>Ds will be</u> detected in 1 microsecond (minimum) and after this time the microcontroller sets $OE\DM2$ in HIGH state and the output data detection result will go to the microprocessor via SDO.

Detection mode and normal mode both use the same data format. As soon as all the detection data bits are available on the serial line, the device may go back to normal mode of operation. To re-detect the status, the device must go back in normal mode and re-enter error detection mode.


10.3 Phase three: "resuming normal mode"

The sequence for re-entering normal mode is shown in the following table and diagram.

Table 13. Resuming normal mode truth table

CLK	1°	2°	3°	4°	5°
OE/DM2	Н	L	Н	Н	Н
LE/DM1	L	L	L	L	L

Figure 19. Resuming normal mode timing diagram



Note:

For proper device operation the "entering error detection mode" sequence must be followed by a "resume mode" sequence, it is not possible to insert consecutive equal sequences.

10.4 Error detection conditions

 V_{DD} = 3.3 to 5 V temperature range 25 °C.

Table 14. Detection conditions

Configuration	Detect mode	Detection results		
SW-1 or SW-3b	Open line or output short to GND detected	==> I _{ODEC} ≤ 0.5 x I _O	No error detected	==> I _{ODEC} ≥ 0.5 x I _O
SW-2 or SW-3a	Short on LED or short to V-LED detected	==> V _O ≥ 2.5V	No error detected	==> V _O ≤ 2.2 V

Note:

Where: I_O = the output current programmed by the R_{EXT}, I_{ODEC} = the detected output current in detection mode.

V-LED

SW-2

SW-3a

SW-3a

SW-3b

SW-1

QUT-0 1 2 3 4 5

STAP08DP05

AM13662V1

Figure 20. Detection circuit

11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.




Figure 21. HTSSOP16 exposed pad drawing

Table 15. HTSSOP16 exposed pad mechanical data

Dim.	(mm)			
	Min.	Тур.	Max.	
А			1.20	
A1			0.15	
A2	0.80	1.00	1.05	
b	0.19		0.30	
С	0.09		0.20	
D	4.90	5.00	5.10	
D1	2.8	3	3.2	
E	6.20	6.40	6.60	
E1	4.30	4.40	4.50	
E2	2.8	3	3.2	
е		0.65		
L	0.45	0.60	0.75	
L1		1.00		
k	0.00		8.00	
aaa			0.10	

12 Packing mechanical data

A Po Note: Drawing not in scale

Figure 22. Tape and reel for HTSSOP16

Table 16. HTSSOP16 tape and reel mechanical data

rable 10. 111 3301 10 tape and reel mechanical data					
Dim.	(mm)				
	Min.	Тур.	Max.		
А			330		
С	12.8		13.2		
D	20.2				
N	60				
Т			22.4		
Ao	6.7		6.9		
Во	5.3		5.5		
Ko	1.6		1.8		
Po	3.9		4.1		
Р	7.9		8.1		

STAP08DP05 Revision history

13 Revision history

Table 17. Document revision history

Date	Revision	Changes
12-Mar-2013	1	First release.
01-Jul-2013	2	Added footnote in <i>Table 8: Switching characteristics</i> .
11-Oct-2013	3	Modified T _{OPR} value in <i>Table 4: Absolute maximum ratings</i> .
07-Jan-2014	4	Updated the Description in cover page, tablefootnote in Table 5: Thermal data, note in Figure 13: Power dissipation vs. package temperature, Figure 3: OE/DM2 terminal, Figure 4: LE/DM1 terminal, Figure 5: CLK, SDI terminal and Figure 6: SDO terminal.
06-Mar-2014	5	Modified footnote 1 in <i>Table 8: Switching characteristics</i> . Added footnote 2 in <i>Table 8: Switching characteristics</i> .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

26/26 DocID024305 Rev 5

