

---

# **QorIQ Qonverge BSC9131 Reference Design Board Reference Manual**

Document Number: BSC9131RDBRM  
Rev 0, 06/2014





# Contents

Section number	Title	Page
<b>Chapter 1</b>		
<b>Introduction</b>		
1.1	Related documentation.....	7
1.2	Acronyms and abbreviations.....	8
1.3	Bit and Byte definitions.....	10
1.4	BSC9131RDB board features.....	11
1.5	BSC9131RDB board specifications.....	11
1.6	BSC9131 processor features.....	13
<b>Chapter 2</b>		
<b>Power Supply</b>		
2.1	Primary power supply.....	18
2.2	BSC9131RDB power supply structure.....	19
<b>Chapter 3</b>		
<b>Working environment</b>		
3.1	Hardware kit contents.....	21
3.2	Switch default settings.....	22
3.3	Jumper default settings.....	29
3.4	Connector default settings.....	32
3.5	Push buttons.....	35
3.6	LED lights.....	36
3.7	Getting started.....	37
<b>Chapter 4</b>		
<b>Functional Description</b>		
4.1	Clocking.....	41
4.2	Platform speed (CCB) clock.....	42
4.3	Core clock .....	43
4.4	DSP clock.....	43
4.5	DDR clock.....	44

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.6	I2C.....	46
4.7	uSIM interface.....	47
4.8	TDM interface (SLIC/SLAC).....	48
4.9	GPS module.....	49
4.10	BSC9131RDB USB.....	49
4.11	Ethernet 1588 clock.....	50
4.12	Antenna interface.....	52
4.13	Maxim PHY.....	52
4.14	ADI.....	52
4.15	Reset and initialization.....	53
4.16	Power-On-Reset sequence.....	57
4.17	JTAG COP, JTAG/EOnCE, and UART.....	57
4.18	Ethernet.....	59
4.19	SPI.....	61

# Chapter 1

## Introduction

BSC9131 Reference Design Board (RDB) is an application development system that verifies the QorIQ Qonverge BSC9131 processor device operations and provides a high level of system performance characterization.

BSC9131RDB reflects the design-focus of most customer applications such as electric, circuit, and logic testing. BSC9131RDB enables the simultaneous operations and verification of interfaces and protocols found in specific market applications.

BSC9131 is a highly integrated device that targets evolving Microcell, Picocell, and Enterprise-Femto base station market sub-segments. The BSC9131 device combines Power Architecture® e500 and DSP StarCore SC3850 core technologies with MAPLE-B2F baseband acceleration processing elements. Together they address the need for a high performance, low cost, and integrated solution that handles all the required processing layers without the need of an external device (except for an RF transceiver or, in a Micro base station configuration, a host device that handles the L3/L4 and handover between sectors).

The BSC9131RDB board support package (BSP) is built using a Linux operating system. Developers using BSC9131RDB onboard resources and debugging devices can perform the following:

- Upload and run code
- Set breakpoints
- Display memory and registers
- Connect proprietary hardware for incorporation into a target system using BSC9131 as a processor
- Use BSC9131RDB as a demonstration tool, that is, the developer application software is programmed into flash memory and run in exhibitions.

A software application developed for the BSC9131 processor can run as a bare bones operation or with various input/output data streams; for example, GETH connections. Results can be analyzed using the CodeWarrior debugger or with other methods that directly analyze I/O data streams.

Figure 1-1 shows the component side of the BSC9131RDB board.




Figure 1-1. BSC9131RDB board: Component side




Figure 1-2. BSC9131RDB board: Print side

## 1.1 Related documentation

The BSC9131RDB Quick Start Guide (QS) is required reading. A media copy is included in the Hardware Getting Started kit.

The table below lists and explains the additional documents that you can refer to, for more information about BSC9131RDB.

## Acronyms and abbreviations

Some of the documents listed below may be available only under a non-disclosure agreement (NDA). To request access to these documents, contact your local field applications engineer or sales representative.

**Table 1-1. Related documentation**

Document	Description
BSC9131 QorIQ Qonverge Multicore Baseband Processor Data sheet	Provides information about Pin assignments, Electrical, characteristics, Hardware design, considerations, Package information, and Ordering information.
BSC9131 QorIQ Qonverge Multicore Baseband Processor Reference Manual	Provides a detailed description about BSC9131 QorIQ Qonverge multicore processor, and features, such as memory map, serial interfaces, power supply, chip features, and clock information.

## 1.2 Acronyms and abbreviations

The table below lists and explains the acronyms used in this document.

**Table 1-2. Acronyms and abbreviations**

Term	Description
ADI	Analog Device Interface
ADM	Address Data MUX
AGC	Antennas Gain Command
AIC	Antenna Interface Controller
ANT	Antenna
CFG	Configuration
CLK	Clock
CLKIN	Clock Input; interchangeable with SYSCLK
CON	Connector
COP	Common On-Chip Processor
CPU	Central Processing Unit
CRC	Cyclical Redundancy Checking
CS	Chip Select
CTS	Clear To Send
DDR	Double Data Rate
DIP	Dual-in-Line Package (switches)
DMA	Directy Memory Access
DPU	Debug and Profiling Unit
DSP	Data Signal Processing
dTSEC	Data 3-speed Ethernet Controller
DUART	Dual Universal Asynchronous Receiver/Transmitter

*Table continues on the next page...*

**Table 1-2. Acronyms and abbreviations (continued)**

Term	Description
DUT	Device-under-Test
ECC	Error Detection and Correction
EEPROM	Electrical Erasable Programmable Memory
EOnCE	Enhanced On Chip Emulator
EPIC	Enhanced Programmable Interrupt Controller
eSDHC	Enhanced Secure Digital Host Controller
eSPI	Enhanced Serial Peripheral Interface
ETH	Ethernet
eTSEC	Enhanced 3-speed Ethernet Controller
FDD	Frequency-division Duplexing
FPGA	Field-Programmable Gate Array
GETH	Giga Ethernet
GPIO	General Purpose In/Out
GPS	Global Positioning System
GSM	Global System for Mobile Communications
HRESET	Hard Reset
I2C	Inter-Integrated Circuit Multi-master Serial Computer Bus
IDE	Integrated Development Environment
IFC	Integrated Flash Memory Controller
IO	Input/Output
JTAG	Joint Test Access Group (IEEE® Std. 1149.1™)
LED (also LD & D)	Light-emitting Diode
LSB	Least Significant Bit
LTE	Long Term Evolution
MAPLE	Multi Accelerator Platform Engine
MISO	Multiple Input, Single Output
MMU	Memory Management Unit
MSB	Most Significant Bit
MUX	Multiplex
OTG	On-the-Go Protocol
PD	Presence Detect
PEX	PCI Express (PCIe)
PHY	Physical Layer
PIC	Programmable Interrupt Controller
PLAT	Platform
PLL	Phased Lock Loop
PORESET	Power-on-Reset
POVDD	Parameter Operating Voltage
PS	Power Supply

*Table continues on the next page...*

**Table 1-2. Acronyms and abbreviations (continued)**

Term	Description
RC	Root Complex
RCW	Reset Configuration Word
RDB	Reference Design Board
RF	Radio Frequency
RGMI	Reduced General Media Independent Interface
ROM	Read-only Memory
RTC	Real Time Clock
SD	Secure Digital
SerDes or SRDS	Serializer/Deserializer High Speed Serial Communication Lines; e.g. PEX
SIM	Subscriber Identity Module
SLAC	Subscriber Line Audio Processing Circuit
SLIC	Subscriber Line Interface Circuit
SPI	Serial Peripheral Interface
SYS	System
SYSCLK	System Clock; interchangeable with CLKIN
TDD	Time Division Duplex
TDM	Time-division multiplexing
UART	Universal Asynchronous Receiver/Transmitter
UMTS	Universal Mobile Telecommunications System
USB	Universal Serial Bus
uSIM	UMTS Subscriber Identity Module
VCC	Voltage at various common power supply terminals
WCDMA	Wideband Code-Division Multiple Access
XVDD	Phased Lock Loop Voltage

### 1.3 Bit and Byte definitions

**Table 1-3. Bit and Byte terminology**

Bit		Byte	
Binary digit with a single binary value, 1 or 0. Commonly used for measuring the amount of data transferred in one second between two telecommunication points.		A unit of data, eight binary units long that is used as a measure of computer processor storage and real and virtual memory.	
Kbps = Kbit/s	Kilobit per second (1 Kbps = 1000 bits)	Kbyte = KB = KByte	1 Kilobyte = 1024 bytes
Mbps = Mbit/s	Megabit per second (1 Mbps = 1,000,000 bits)	Mbyte = MB = MByte	1 Megabyte = ~ 1,000,000 bytes
Gbps = Gbit/s	Gigabit per second (1 Gbps = "billions of bits")	Gbyte = GB = GByte	1 Gigabyte = ~ 1 billion bytes

## 1.4 BSC9131RDB board features

The BSC9131RDB supports a BSC9131 processor. The board has a 1.0V core voltage and runs at 800/1000 MHz for each core. The 1.5V DDR runs at a 400/500MHz clock rate. [Figure 1-3](#) shows the BSC9131RDB block diagram.

## 1.5 BSC9131RDB board specifications

The following table list the various features of BSC9131RDB board.

**Table 1-4. BSC9131RDB features**

BSC9131RDB feature	Specification	Description
Processor	BSC9131	Internal clock runs at 800/1000 MHz @ 1.0V core voltage
Memory	DDR3 and Bus	<ul style="list-style-type: none"> <li>8-bit, 1GB, 32-bit, 78-ball FPGA, DDR3 devices (4)</li> <li>Device data rate up to 800 Mbps</li> </ul>
IFC Interface	Buffered Memory: NAND flash	<ul style="list-style-type: none"> <li>8-bit port size in socket</li> <li>128 MB small page</li> <li>3.3V</li> </ul>
ANT1 and ANT2	ADI1 ADI2 and MAX	RF Connector2
ANT3	ADI3	RF Connector1
GETH Transceiver	dTSEC	<ul style="list-style-type: none"> <li>dTSEC1 - RGMII VCS8641XKO</li> <li>dTSEC2 - RGMII VCS8641XKO</li> </ul>
RCW	I2C controlled DIP-switches or IO Expander	Onboard DIP-switches
DUART	UART0	<ul style="list-style-type: none"> <li>Dedicated D-type RS232 connector</li> <li>Muxed with EOnCE pins</li> </ul>
DUART	UART1	GPS LEA-6T-0 module transfer data
I2C	I2C0	<ul style="list-style-type: none"> <li>256 KB boot EEPROM</li> <li>External connector for external host</li> <li>IO expander for RCW</li> <li>Thermal monitor</li> <li>GPS LEA-6T-0 module control</li> <li>Control RF cards 1 and 2</li> </ul>
USB	OTG and PHY	<ul style="list-style-type: none"> <li>USB OTG (microAB connector)</li> <li>PHY - USB SMSC3315</li> </ul>
eSPI1	SPI	<ul style="list-style-type: none"> <li>Spansion SPI FLASH CS0</li> <li>Control RF Card2 CS3</li> <li>SLIC/SLAC Le88266DLC CS1</li> </ul>
eSPI2	SPI	<ul style="list-style-type: none"> <li>Control RF Card1 CS0, CS1</li> <li>Control RF Card2 CS2, CS3</li> </ul>

*Table continues on the next page...*

Table 1-4. BSC9131RDB features (continued)

BSC9131RDB feature	Specification	Description
JTAG	EOnCE	<ul style="list-style-type: none"> <li>Onboard EOnCE header</li> <li>Muxed with UART0 pins</li> </ul>
JTAG	COP	Onboard COP header
JTAG_MODE	JTAG_MODE	Device controlled through COP or EOnCE or a combination thereof
1588	1588	Support 1588 optional input CLK 66 MHz/100 MHz/GPS10 MHz/ANT Ref CLK
SIM CARD	SIM CARD	SIM CARD 1.8V/3.3V
SYS_CLK/RTC_CLK/DSP_in_CLK/DDRCLK	66MHz/100MHz selectable clock	SYS_CLK/RTC_CLK/DSP_in_CLK/DDRCLK
Power Up	Power-ON	<ul style="list-style-type: none"> <li>Remote Power-ON used HRESET_REQ REG</li> <li>Power-ON switch</li> <li>HRESET switch</li> </ul>
Power Requirements	Standalone	<ul style="list-style-type: none"> <li>Independent host; PEX RC</li> <li>12V @ 5.5A external DC PS</li> </ul>
Power Consumption	Cores and Platform	Max. 5W at 1000MHz @VDD=1.0V
Supply Voltages	Cores	Max. 5W at 1000MHz@VDD=1.0V
	Core, DDR, DSP, PLAT, RF - PLLs	1.0 V
	Ethernet LVDD	2.5V; subject to protocol
	Local bus BVDD	3.3
	DDR3 GVDD	1.5V
	Secure Fuse Programming Overdrive POVDD	1.5V
	USB, SPI1, CVDD	3.3V
	ADI Interface SPI2 - XVDD	1.8V/3.3V
	MAX Interface - RVDD	1.5V
Environmental Conditions	Operating Temperature	0OC to 70OC
	Operating Junction Temperature (Tj) <sup>1</sup>	0OC to 105° C
	Storage Temperature	-25OC to 85OC
	Relative Humidity	5% to 90% (non-condensing)
Dimensions	Length	170 mm
	Width	170 mm

1. Processor technology




Figure 1-3. BSC9131RDB board block diagram

## 1.6 BSC9131 processor features

The BSC9131 SoC has the following features and specifications:

Table 1-5. BSC9131 processor features

Feature	Specification	Description
Power Architecture	e500 Processor	256 KB shared L2 cache
	e500 Core Subsystem	<ul style="list-style-type: none"> <li>• 32KB L1 instruction cache (ICache)</li> <li>• 32KB L1 data cache (DCache)</li> <li>• 512 KB L2 cache/L2 memory/L2 stash</li> <li>• PIC</li> <li>• Debug support</li> <li>• Timers</li> </ul>

Table continues on the next page...

**Table 1-5. BSC9131 processor features (continued)**

Feature	Specification	Description
StarCore	SC3850 DSP Processor	512KB private L2 cache
	SC3850 DSP Subsystem	<ul style="list-style-type: none"> <li>• 32 KB 8-way L1 ICache</li> <li>• 32 KB 8-way L1 DCache</li> <li>• 256 KB 8-way L2 unified I/DCache (M2 memory)</li> <li>• MMU</li> <li>• EPIC</li> <li>• DPU</li> <li>• Two 32-bit timers</li> </ul>
MAPLE	Femto Base Station Baseband Processing (MAPLE-B2F)	<ul style="list-style-type: none"> <li>• Multi-standard baseband algorithm accelerator for channel decoding/encoding, Fourier transforms, UMTS chip rate processing, LTE UP/DL channel processing, and CRC algorithms</li> <li>• Accelerators for convolution, filtering, turbo encoding/decoding, Viterbi decoding, chip rate processing, and matrix inversion operations</li> </ul>
Security Engine	-	<ul style="list-style-type: none"> <li>• Dedicated</li> <li>• Trusted boot</li> </ul>
Interfaces	DDR3/3L Memory Interface	<ul style="list-style-type: none"> <li>• 32-bit data width without ECC</li> <li>• 16-bit with ECC</li> <li>• Up to 400 MHz clock/800 MHz data rate</li> </ul>
	DMA Controller	OCN DMA with four bi-directional channels
	Gigabit Ethernet Controllers (2)	<ul style="list-style-type: none"> <li>• 3-speed</li> <li>• Network acceleration including IEEE 1588™ v2 hardware support and virtualization (eTSEC)</li> <li>• eTSEC 1 supports RGMII/RMII</li> <li>• eTSEC 2 supports RGMII</li> </ul>
	USB 2.0	<ul style="list-style-type: none"> <li>• High speed</li> <li>• Host and device controller with ULPI interface</li> </ul>
	eSDHC	-
	AIC	<p>Supports the following:</p> <ul style="list-style-type: none"> <li>• 3 industry standard JESD207</li> <li>• 3 custom ADI RF interfaces (two dual port and one single port)</li> <li>• 3 MAXIM MaxPHY serial interfaces</li> </ul> <p>ADI lanes support the following:</p> <ul style="list-style-type: none"> <li>• full duplex FDD support</li> <li>• half duplex TDD support</li> </ul>
	USIM	Facilitates the communication to SIM cards or Eurochip pre-paid phone cards

Table continues on the next page...

Table 1-5. BSC9131 processor features (continued)

Feature	Specification	Description
	TDM	<ul style="list-style-type: none"> <li>One port</li> <li>256 channels</li> </ul>
	DUART	Two controllers
	eSPI	Four controllers
	I2C	Two controllers
	IFC	-
	GPIO	Sixteen 32-bit timers

Figure 1-4 shows BSC9131 processor block diagram.




Figure 1-4. BSC9131 processor block diagram



---

## Chapter 2

# Power Supply

The BSC9131RDB power distribution system (PDS) provides the voltage necessary to operate the BSC9131 chip and peripheral board devices. [Figure 2-1](#) shows the voltage rail connections with BSC9131 power supply requirements. [Figure 2-2](#) shows the DUT power sequence.



## 2.1 Primary power supply

The standalone BSC9131RDB 66W power supply has a standard CE/UL-approved 12V/5.5A.

## 2.2 BSC9131RDB power supply structure

The main BSC9131RDB power voltages are as follows:

**Table 2-1. BSC9131RDB power voltages**

Part location	Vendor	Part number	Function	Voltage
U1	Analog Devices	ADP2118	Peripherals	3.3
U35	Freescale Semiconductor	MC34716EP	DDR	1.5
U41	Linear	LTC3025	POVDD	1.5
U49	Texas Instruments	PTH12050WAZ	VCC_5RF	5.0
U50	Texas Instruments	PTH12050WAZ	VCC_5	5.0
U89	Analog Devices	ADP2118	XVDD	3.3/1.8 selected by J28.
U90	Analog Devices	ADP2118	eTSEC and Ethernet PHY	2.5
U91	Linear	LTC3616	Core/Platform	1.0



# Chapter 3


## Working environment

The BSC9131RDB has a standalone working environment, powered by an external 12V PS (included in kit) through connector P4.

### 3.1 Hardware kit contents

This section lists hardware kit contents of the BSC9131RDB board.

**Table 3-1. BSC9131RDB hardware kit inventory**

Hardware kit inventory	
1. BSC9131RDB board (1)	
2. Ethernet Cable (1)	
3. Telephone RJ11 Cable (1)	
4. Antenna Active GPS (1)	

**Table 3-1. BSC9131RDB hardware kit inventory**

Hardware kit inventory	
<p>5. 15cm u-USBA MALE to USBA FEMALE cable (1)</p> <p>6. RS 232 SERIAL, DB9 MALE to USB A MALE cable (1)</p> <p>7. RF Spacer Parts  <ul style="list-style-type: none"> <li>• Spacer 16mm (8)</li> <li>• Screws (16)</li> </ul> </p> <p>8. Power Supply (1)</p> <p>9. Power Cord</p> <p>10. Universal AC Plug Adaptor</p>	

The printed matter (not included in the above table) includes:

- QorIQ Qonverge BSC9131 Reference Design Board Quick Start Guide
- Freescale Warranty Card: 920-75133
- Safety Notice: 926-75254
- Contact Information Sheet: 920-90570-00

## 3.2 Switch default settings

Table 3-2 shows the default DIP-switch positions to establish the BSC9131RDB clock domains. The default settings are for general use. If using a board support package (BSP), then refer to the BSP document.

### NOTE

Ensure DIP-switches are set according to the default values.

**Table 3-2. BSC9131RDB clock domains**

Clock Domain	Schematic Net	Test Point	Expected Value	Remarks
SYS CLK DUT_SYSCLK	DUT_SYSCLK	U45.4	66.66 MHz	J16 selects 66.66 or 100MHz.
DUT DDR CLK PLL	DDRCLK	U46.4	66.66 MHz	J12 selects 66.66 or 100MHz.
RTC CLK PLL	RTCCLK	U44.4	66.66 MHz	J16 selects 66.66 or 100MHz.
DSP_CLK	DSPCLK	U47.4	66.66 MHz	J17 selects 66.66 or 100MHz.
1588_CLK	1588_SYSCLK	U43.4	66.66 MHz	J16 selects 66.66 or 100MHz.
	GPS_10MHz_CLK	U101.10	-	10MHz from GPS module.
	CON2_XCVR_REF	U101.8	-	Clock rate from RF card J6.
	CON1_XCVR_REF	U101.4	-	Clock rate from RF card J9.

Figure 3-1 shows BSC9131RDB DIP-switch locations.




Figure 3-1. BSC9131RDB DIP-switch locations

Table 3-3 explains BSC9131RDB switch settings.

**NOTE**

User can choose the switch configuration values between 66.66 and 100 MHz.

Table 3-3. BSC9131RDB switch configurations

Switch	Options	Recommendations
<b>SW1</b>		
OFF '1' $\rightarrow$ ON '0' 1 <input type="checkbox"/> <b>SYS_PLL0</b> 2 <input checked="" type="checkbox"/> <b>SYS_PLL1</b> 3 <input type="checkbox"/> <b>SYS_PLL2</b> 4 <input checked="" type="checkbox"/> <b>DDR_PLL0</b> 5 <input type="checkbox"/> <b>DDR_PLL1</b> 6 <input type="checkbox"/> <b>DDR_SPEED0</b> 7 <input type="checkbox"/> <b>DDR_SPEED1</b> 8 <input type="checkbox"/> <b>FLASH_MODE</b>	<b>SYS_PLL[0:2]: CCB Clock PLL Ratio</b> 3'b000 4:1 3'b001 5:1 3'b010 6:1 3'b011 8:1 3'b100 10:1 3'b101 12:1 3'b110 3'b111	- If 100MHz clock select (CS) then CCB = 500MHz If 66.66MHz CS then CCB = 400MHz [Default] Reserved Reserved Reserved PLL Bypass Functional Mode; Reserved PLL Bypass Burn-in Mode; Reserved

Table continues on the next page...

Table 3-3. BSC9131RDB switch configurations (continued)

Switch	Options	Recommendations
	<b>DDR_PLL[0:1]: DDR Complex Clock PLL Ratio</b>	
	2'b00 8:1	If 100MHz CS then DDR block clock = 800MHz (DDR clock = 400MHz)
	2'b01 10:1	-
	2'b10 12:1	If 66.66MHz CS then data rate = 800MHz (DDR clock = 400MHz) [Default]
	2'b11 Synchronous Mode	Reserved
	<b>DDR_SPEED0: DDR Complex Speed0</b>	
	DDR_SPEED0 - '0' PA	If 100MHz CS then DDR data rate < 967MHz [Default]
	DDR_SPEED0 - '1' PA	DDR data rate > / = 967MHz
	<b>DDR_SPEED1: DDR Complex Speed1</b>	
	DDR_SPEED1 '0'	[Default] If one of the following is chosen then DDR1 should be 0: <ul style="list-style-type: none"> <li>• cfg_ddr_pll = 8</li> <li>• cfg_ddr_pll = 10</li> <li>• cfg_ddr_pll = 12</li> </ul>
	DDR_SPEED1 '1'	If cfg_ddr_pll = 12 is chosen then DDR1 = 1
	<b>FLASH_MODE: NAND FLASH Mode</b>	
	1'b0	Bad block indicator is found, <ul style="list-style-type: none"> <li>• on page 0; and,</li> <li>• on last page of each block</li> </ul>
	1'b1	Bad block indicator is found, <ul style="list-style-type: none"> <li>• on page 0; and,</li> <li>• on page 1 of each block</li> </ul>
<b>SW2</b>		
	<b>BOOT_SEQ[0:1]</b>	
	2'b00	Reserved
	2'b01	<ul style="list-style-type: none"> <li>• Uses normal I2C addressing mode</li> <li>• Boot sequencer is enabled and loads configuration information from a ROM on the I2C1 interface</li> <li>• Valid ROM must be present</li> </ul>
	2'b10	<ul style="list-style-type: none"> <li>• Uses extended I2C addressing mode</li> <li>• Boot sequencer is enabled and loads configuration information from a ROM on the I2C1 interface</li> <li>• Valid ROM must be present</li> </ul>
	2'b11	<ul style="list-style-type: none"> <li>• Boot sequencer is disabled</li> <li>• No I2C ROM is accessed [Default]</li> </ul>
	<b>PLATE_SPEED: Platform Speed</b>	
	1'b0	Platform clock frequency > / = 167MHz and < 320 MHz
	1'b1	Platform clock frequency > / = to 320MHz and < 601MHz [Default]

Table continues on the next page...

**Table 3-3. BSC9131RDB switch configurations (continued)**

Switch	Options	Recommendations
	<b>SYS_SPEED: System Speed</b>	
	1'b0	SYSCLK frequency is > 33MHz and < / = 65MHz
	1'b1	SYSCLK frequency is > 65MHz and < / = 133MHz [Default]
	<b>IFC_PB[0:2]: IFC Pages Per Block Configuration</b>	
	3'b000	Reserved
	3'b001	2K pages per block
	3'b010	1K pages per block
	3'b011	512-bit pages per block
	3'b100	256-bit pages per block
	3'b101	128-bit pages per block
	3'b110	64-bit pages per block
	3'b111	32 bit pages per block [Default]
	<b>IFC_ADM_MODE: IFC Address Shift Mode Configuration for (NOR FLASH Only)</b>	
	1'b0	Lower order address bits are MUXed with data on IFC_AD[0:15]
	1'b1	Higher order address bits are MUXed with data on IFC_AD[0:15] [Default]
<b>SW3</b>		
<p>ON '0'</p> <p>1 CORE_PLL0</p> <p>2 CORE_PLL1</p> <p>3 CORE_PLL2</p> <p>4 CORE_SPEED</p> <p>5 DDR PLL BACKUP</p> <p>6 DDR H/F MODE</p> <p>7 IFC_ECC0</p> <p>8 IFC_ECC1</p>	<b>CORE_PLL[0:2]: e500 Core PLL Ratios</b>	
	3'b000	Reserved
	3'b001	Reserved
	3'b010	1:1
	3'b011	3:2
	3'b100	<ul style="list-style-type: none"> <li>• 2:1</li> <li>• Core frequency 800MHz = 400 x 2 for 66.66MHz CS</li> </ul>
	3'b101	<ul style="list-style-type: none"> <li>• 5:2</li> <li>• Core frequency 1GHz = 400 x 5/2 for 66.66MHz CS [Default]</li> </ul>
	3'b110	3:1
	3'b111	Reserved
	<b>CORE_SPEED: e500 Core Speed</b>	
	1'b0	Core clock frequency is > / = to 333MHz and < 500MHz
	1'b1	Core clock frequency is > / = to 500MHz and < 1001MHz [Default]
	<b>DDR PLL BACKUP</b>	
	[Default = 1]	Reserved
	<b>DDR H/F MODE</b>	
[Default = 0]	Reserved	
<b>IFC_ECC[0:1]</b>		

Table continues on the next page...

Table 3-3. BSC9131RDB switch configurations (continued)


Switch	Options	Recommendations	
	2'b00, 2'b01	ECC disabled	
	2'b10	4-bit correction	
	2'b11	8-bit correction [Default]	
<b>SW4</b>			
 <p>ON '0'</p> <p>1 DSP_PLL0</p> <p>2 DSP_PLL1</p> <p>3 DSP_PLL2</p> <p>4 DSP_PLL3</p> <p>5 ROM_LOC0</p> <p>6 ROM_LOC1</p> <p>7 ROM_LOC2</p> <p>8 ROM_LOC3</p>	<b>DSP_PLL[0:3]: DSP Subsystem PLL Configuration</b>		
	4'b0000	[400MHz] Use COP platform frequency as CLKIN	
	4'b0001	<ul style="list-style-type: none"> <li>DSP_CLK = 66.66MHz</li> <li>DSP core frequency = 800MHz</li> </ul>	
	4'b0010	<ul style="list-style-type: none"> <li>DSP_CLK = 100MHz</li> <li>DSP core frequency = 800MHz</li> </ul>	
	4'b0011	<ul style="list-style-type: none"> <li>DSP_CLK = 100MHz</li> <li>DSP core frequency = 1000MHz [Default]</li> </ul>	
	4'b0100, 4'b0101, 4'b0110, 4'b0111, 4'b1000, 4'b1001, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110	Reserved	
	4'b1111	<ul style="list-style-type: none"> <li>DSP_CLK = 66.66MHz</li> <li>DSP core frequency = 1000MHz</li> </ul>	
	<b>ROM_LOC[0:3]: Boot ROM Location</b>		
	4'b0000, 4'b0001, 4'b0010, 4'b0011	Reserved	
	4'b0100	DDR controller <sup>1</sup>	
	4'b0101	Reserved	
	4'b0110	SPI	
	4'b0111	eSDHC (SD/MMC)	
	4'b1000	8-bit NAND-512-bit page size [Default]	
	4'b1001	8-bit NAND-2K page size	
	4'b1010	8-bit NAND-4K page size	
	4'b1011	RDB does not support 8-bit NOR	
	4'b1100	RDB does not support 16-bit NAND-512-bit page size	
	4'b1101	RDB does not support 16-bit NAND-2K page size	
	4'b1110	RDB does not support 16-bit NAND-4K page size	
	4'b1111	RDB does not support 16-bit NOR	
	<b>SW5</b>		

Table continues on the next page...

**Table 3-3. BSC9131RDB switch configurations (continued)**

Switch	Options	Recommendations	
<p>ON '0'</p>	<b>SVR[0:1]</b>	Not Used: Reserved	
	<b>ENG_USE1</b>	Not Used: Reserved	
	<b>CPU_BOOT: CPU Boot Configuration</b>		
	1'b0	<ul style="list-style-type: none"> <li>CPU boot hold-off mode.</li> <li>e500 core is prevented from booting until configured by an external master</li> </ul>	
	1'b1	e500 core is allowed to boot without waiting for configuration by an external master [Default]	
	<b>SRDS_RFCLK</b>	Not Used: Reserved	
	<b>IO_PORTS[0:1]</b>	Not Used: Reserved	
	<b>IFC_ADM_MODE_P1010</b>	Not Used: Reserved	
	<b>SW6<sup>2</sup></b>		
	<p>ON '0'</p>	<b>DUT_XVDD1_SEL</b>	<ul style="list-style-type: none"> <li>I/O voltage status for XVDD1/2 supplies.</li> <li>XVDD1/2 reflect the state of XVDDx_VSEL input pins</li> </ul>
1'b0		<ul style="list-style-type: none"> <li>3.3V</li> <li>J28 should be short</li> </ul>	
1'b1		<ul style="list-style-type: none"> <li>1.8V</li> <li>J28 should be open [Default]</li> </ul>	
<b>BSC9131_RCW</b>			
1'b0		P1010 in socket	
1'b1		BSC9131 in socket	
<b>CFG_JTAG_MODE[0:1]</b>			
CFG_JTAG_MODE[0:1] = 0 0		Uses IFC_WP_B and IFC_BCTL signals	
CFG_JTAG_MODE[0:1] = 0 1		Uses IFC_WP_B and IFC_BCTL signals	
CFG_JTAG_MODE[0:1] = 1 0		Uses IFC_WP_B and IFC_BCTL signals	
CFG_JTAG_MODE[0:1] = 1 1		Uses DSP_TDI, DSP_TDO and DSP_TRST signals [Default]	
<b>DSP_EE0</b>			
1'b0		Normal operation [Default]	
1'b1		Titanium debug request (DSP CORE STOP)	
<b>CFG_SRDS_REFCLK</b>		Internal use only	

1. Unsupported as a boot source in secure boot mode.
2. Refer [Configuration JTAG modes](#) table.

Table 3-4 lists the configuration details of the JTAG Mode.

**Table 3-4. Configuration JTAG modes**

CFG_JTAG_MODE[0:1]	Power Architecture JTAG Available	DSP Architecture JTAG Available	JTAG Topology
00	Yes	No	Access Power Architecture and DSP domains using Power Architecture JTAG port J3.

Table continues on the next page...

**Table 3-4. Configuration JTAG modes (continued)**

CFG_JTAG_MODE[0:1]	Power Architecture JTAG Available	DSP Architecture JTAG Available	JTAG Topology
01		No	Access DSP domain using Power Architecture JTAG port J3.
10		No	Access Power Architecture domain using Power Architecture JTAG port J3.
11		Yes	<ul style="list-style-type: none"> <li>Access Power Architecture domain using Power Architecture JTAG J3.</li> <li>Access DSP domain using DSP JTAG J2.</li> </ul>

The following table shows different clock options and the corresponding DIP-switches setting.

**Table 3-5. Platform, PPC Core, DSP Core, and DDR SPEED for SYS\_CLK 66.66MHz and 100MHz**

SYS_CLK	66.66MHz		100MHz		100MHz	
CCB (Platform)	400MHz	SW1[1,2,3] = 0,1,0	400MHz	SW1[1,2,3] = 0,0,0	500MHz	SW1[1,2,3] = 0,0,1
PPC Core	800MHz	SW3[1,2,3] = 1,0,0	800MHz	SW3[1,2,3] = 1,0,0	1000MHz	SW3[1,2,3] = 1,0,1
DSP Core	800MHz	SW4[1,2,3,4] = 0,0,0,1	800MHz	SW4[1,2,3,4] = 0,0,0,1	1000MHz	SW4[1,2,3,4] = 0,0,1,1
DDR	800MHz	SW1[4,5,6,7] = 1,0,0,1	800MHz	SW1[4,5,6,7] = 1,0,0,1	800MHz	SW1[4,5,6,7] = 0,0,0,0

### 3.3 Jumper default settings

Table 3-6 lists the factory default 3-Pin jumper settings for the BSC9131RDB board. The default settings are for general use. If using a BSP, then refer to the BSP document.

**Table 3-6. BSC9131RDB 3-Pin jumper default settings**

Jumper	Purpose	Close State 1,2	Close State 2,3	Remarks
J1	UART1_ CTS/COP_SRST/SIM_PD	COP_SRST	SIM_PD	[Default] 1, 2
J5	RF Interface2 CNT2 Select	ANT2_AGC to PIN33	ANT2_AGC to PIN90	[Default] 2, 3
J7	SPI1CS3/TCXO_PWM	RF2_CON SPI1CS3	RF2_CON TCXO_PWM	[Default] 1, 2
J8	SPI1_MISO/CKSTP_IN	SPI1_MISO	CKSTP_IN	[Default] 1, 2
J10	RF Interface1 CNT2 Select	ANT3_AGC to PIN33	ANT3_AGC to PIN90	[Default] 2, 3

Table continues on the next page...

**Jumper default settings**

**Table 3-6. BSC9131RDB 3-Pin jumper default settings (continued)**

Jumper	Purpose	Close State 1,2	Close State 2,3	Remarks
J11	PO_VDD1	GND	1.5V	[Default] 2, 3

Table 3-7 lists the factory default 2-Pin jumper settings for the BSC9131RDB board.

**Table 3-7. BSC9131RDB 2-Pin jumper default settings**

Jumper	Purpose	Close State	Open State 2,3	Remarks
J12	DDR CLK	66MHz	100MHz	[Default] Close
J13	ADI/MAX_REF_CLK Input CLK from RF CON	From RF CON1	From RF CON2	[Default] Close
J16	SYS CLK, RTC_CLK, 1588_CLK	66MHz	100MHz	[Default] Close
J17	DSP_CLK	66MHz	100MHz	[Default] Open
J18, J21	1588_CLK_IN Source	-	J18 and J21	SourceCON1_XC VR_REF
		J21	J18	Source GPS_10MHz_CLK
		J18	J21	SourceCON2_XC VR_REF
		J18 and J21	-	Source J16
J19	Boot Sequence EEPROM Write Protect	Write Enable	Write Protect	[Default] Close
J20	SIM POWER Supply	1.8V	3.3V	[Default] Open
J22	REMOTE HRESET	HRESET Active	Normal Operation	[Default] Open
J23	REMOTE POWER-UP	RDB Power Down	Normal Operation	[Default] Open
J32	I2C Header	cable	cable	[Default] Open
J30	Switch Panel	-	-	-

Figure 3-2 shows the component side connector locations.




Figure 3-2. BSC9131RDB component side view

Figure 3-3 shows the print side connector locations.




Figure 3-3. BSC9131RDB print side view

### 3.4 Connector default settings

The following table lists the factory default connector and socket settings for the BSC9131RDB board. The default settings are for general use. If using the BSP, then refer to the BSP document.

Table 3-8. BSC9131RDB connectors

Connector	Type
J2	ONCE
J3	COP
J4/J29	Bridge


Table continues on the next page...

**Table 3-8. BSC9131RDB connectors (continued)**

Connector	Type
J14	SMA TSEC 1588 PULSE OUTPUT
J15	SMA TSEC 1588 PULSE INPUT
J25	9-PIN RS232
J26	RJ11 Telephone
J27	Micro-USB
J31	GPS Antenna
J32	Remote I2C RDB Control
P1	SIM Holder
P2, P3	ETH PHY
P4	12V Power
J6, J9	ADI/MAX RF Antenna Boards

The following figure shows the BSC9131RDB connector locations.

## Connector default settings






Figure 3-4. BSC9131RDB connector locations

## 3.5 Push buttons

Table 3-9 lists the functioning of the BSC9131RDB board push buttons.

**Table 3-9. BSC9131RDB push buttons**

Switch	Function	Description
SW7	DUT HRESET	[Default] ON: Assertion
SW8	Board Power-UP reset	[Default] ON: Assertion

## LED lights

Figure 3-5 shows the BSC9131RDB push button locations.




Figure 3-5. BSC9131RDB push buttons

## 3.6 LED lights

Table 3-10 lists the functioning of BSC9131RDB LED lights.

Table 3-10. BSC9131RDB LEDs

LED	Color	Name	LED ON	LED OFF
D6	GREEN	12V	POWER-IN 12V	-
D7		5V_HOT	5V to RDB	Board OFF
D8		DDR POWER-ON	DDR POWER-ON	-
D9		5V to RF Boards	5V to RF Boards	-
D10		CORE POWER ON	CORE POWER-ON	-
D11		EE1	DSP CORE STOP	DSP CORE RUN
D12		USB HALT	USB POWER HALT	USB POWER OK

Table continues on the next page...

Table 3-10. BSC9131RDB LEDs (continued)

LED	Color	Name	LED ON	LED OFF
D13		USB VBUS	POWER USB ON	NO USB POWER
D14		READY	BSC9131 Ready	Not running OR JTAG DSP is connected

Figure 3-6 shows the BSC9131RDB LED locations.




Figure 3-6. BSC9131RDB LEDs

## 3.7 Getting started

The following section outlines the standalone activation of BSC9131RDB board.

Perform the following steps to ensure correct initial board power-up:


1. Verify that all hardware kit contents are present. See, "[Hardware kit contents](#)".
2. Establish the working environment for BSC9131RDB. See, "[Working environment](#)".
3. Check and verify the BSC9131RDB default switch settings. See, "[Switch default settings](#)".
4. Check and verify the BSC9131RDB default jumper settings. See, "[Jumper default settings](#)".
5. Follow the instructions to connect to the CodeWarrior USB TAP:

### NOTE

Freescale CodeWarrior USB TAP enables CodeWarrior software to work with BSC9131RDB. Align and connect as instructed.


## Getting started

- a. Align the red stripe of the CW USB-UTAP connector cable with Pin 1 of the JTAG/COP 16-pin connector (J3).



**Figure 3-7. CodeWarrior USB-UTAP**

- b. Plug the connector cable into J3 connector.
  - c. Check for completion of the reset sequence (D6-10) light.
6. Follow the instructions to assemble and connect the power supply.
- a. Ensure the power supply is OFF.
  - b. Assemble 12V 5.5A power supply kit.
  - c. Connect the power supply to 12V connector (P4).
  - d. Plug the power cable into the wall outlet.



**Figure 3-8. Power supply cable attached to P4 connector**

7. Attach the following optional cables as per the requirement:
  - a. Connect RS-232 cable to J25.
  - b. Attach a telephone RJ11 cable to J26.
  - c. Connect USB MicA to MicB cable to J27.
  - d. Connect an ETHERNET cable at P2/P3.




Figure 3-9. Optional cables attached to BSC9131RDB board

# Chapter 4

## Functional Description

This chapter describes BSC9131RDB clocking in general and as per specific clock types.

### 4.1 Clocking

Figure 4-1 shows BSC9131RDB clocking. The BSC9131RDB has two clock oscillators, Y3/100MHz and Y4/66.66MHz. These clock oscillators drive to five MUX devices which in turn, drive Y3 and Y4 to the following clocks: SYSCLK, RTCCLK, TSEC\_1588\_CLK\_IN, DDRCLK, and DSP\_CLKIN.

**Table 4-1. BSC9131RDB clocking**

Jumper	Clock	Open	Closed
J12	DDRCLK	100MHz input clock	66.66MHz input clock
J16	SYSCLK, RTCCLK, or TSEC_1588_CLK_IN <sup>1</sup>		
J17	DSP_CLKIN		

1. TSEC\_1588\_CLK\_IN source may be J16, GPS Module 10MHz clock, or from either of the RF connectors.

## Platform speed (CCB) clock




Figure 4-1. BSC9131RDB clock subsystem block diagram

## 4.2 Platform speed (CCB) clock

The CCB is configured by SYS\_PLL[0:2] through SW1[1:3] as shown in Figure 4-1. The configuration signals IFC\_AD[0:2] are sampled upon negation of BSC9131 HRESET.

Table 4-2. CCB - Clock PLL platform ratio

CFG function	Value	Ratio	Description
cfg_sys_pll[0:2]	3'b000	4:1	
cfg_sys_pll[0:2]	3'b001	5:1	<ul style="list-style-type: none"> <li>• Clock-in = 100MHz</li> <li>• CCB = 500MHz</li> </ul>
cfg_sys_pll[0:2]	3'b010	6:1	<ul style="list-style-type: none"> <li>• Clock-in = 66.66MHz</li> <li>• [Default] CCB = 400MHz</li> </ul>
cfg_sys_pll[0:2]	3'b011	8:1	Reserved
cfg_sys_pll[0:2]	3'b100	10:1	Reserved
cfg_sys_pll[0:2]	3'b101	12:1	Reserved
cfg_sys_pll[0:2]	3'b110		<ul style="list-style-type: none"> <li>• PLL Bypass Functional Mode</li> <li>• Reserved</li> </ul>
cfg_sys_pll[0:2]	3'b111		<ul style="list-style-type: none"> <li>• PLL Bypass Burn-in Mode</li> <li>• Reserved</li> </ul>

### 4.3 Core clock

Figure 4-1 shows the core clock is configured by CORE\_PLL[0:2], while the core speed is configured through SW3[1:4]. The configuration signals IFC\_AD[3:6] are sampled upon negation of BSC9131 HRESET.

- CORE\_PLL gets input clock through the platform clock by multiplying the platform clock by the value of `cfg_core_pll[0:2]`.
- CORE\_SPEED sets the CORE PLL range to greater than 500MHz.

**Table 4-3. CORE\_PLL[0:2]: e500 core PLL ratios**

CFG Function	Value	Ratio	Description
<code>cfg_core_pll[0:2]</code>	3'b000		Reserved
<code>cfg_core_pll[0:2]</code>	3'b001		Reserved
<code>cfg_core_pll[0:2]</code>	3'b010	1:1	-
<code>cfg_core_pll[0:2]</code>	3'b011	3:2	-
<code>cfg_core_pll[0:2]</code>	3'b100	2:1	Core frequency of 800MHz = 400 x 2 for clock in [default] 66.66MHz.
<code>cfg_core_pll[0:2]</code>	3'b101	5:2	SYSCCLK 66.66MHz
<code>cfg_core_pll[0:2]</code>	3'b110	3:1	-
<code>cfg_core_pll[0:2]</code>	3'b111	-	<ul style="list-style-type: none"> <li>• e500 core speed</li> <li>• Reserved</li> </ul>
<code>cfg_core_speed</code>	1'b0	-	Core clock frequency: <ul style="list-style-type: none"> <li>• &gt; / = 333 MHz</li> <li>• &lt; 500 MHz</li> </ul>
<code>cfg_core_speed</code>	1'b1	-	Core clock frequency: <ul style="list-style-type: none"> <li>• &gt; / = 500 MHz</li> <li>• [Default] &lt; 1001 MHz</li> </ul>

### 4.4 DSP clock

Figure 4-1 shows the DSP clock is configured by DSP\_PLL[0:3] using SW4[1:4]. The configuration signals EC\_MDC and IFC\_ADDR[16:18] are sampled upon BSC9131 HRESET negation.

**Table 4-4. DSP PLL: DSP subsystem PLL configuration**

CFG Function	Value	Ratio	Description
cfg_dsp_pll[0:3]	4'b0000	-	<ul style="list-style-type: none"> <li>400MHz</li> <li>Use COP platform frequency as CLKIN</li> </ul>
cfg_dsp_pll[0:3]	4'b0001	-	<ul style="list-style-type: none"> <li>DSP_CLK = 66.66MHz</li> <li>[Default] DSP core frequency =800MHz</li> </ul>
cfg_dsp_pll[0:3]	4'b0010	-	<ul style="list-style-type: none"> <li>DSP_CLK = 100MHz</li> <li>DSP core frequency = 800MHz</li> </ul>
cfg_dsp_pll[0:3]	4'b0011	-	<ul style="list-style-type: none"> <li>DSP_CLK = 100MHz</li> <li>DSP core frequency = 1000MHz</li> </ul>
cfg_dsp_pll[0:3]	4'b0100, 4'b0101, 4'b0110, 4'b0111, 4'b1000, 4'b1001, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110	-	Reserved
cfg_dsp_pll[0:3]	4'b1111	-	<ul style="list-style-type: none"> <li>DSP_CLK = 66.66MHz</li> <li>DSP core frequency = 1000MHz</li> </ul>

## 4.5 DDR clock

Figure 4-1 and Figure 4-2 shows the DDR clock is configured by DDR\_PLL[0:1] and DDR\_SPEED[0:1] using SW1[4:7].

The DDR data rate is configured by cfg\_dds\_pll [0:1], which are sampled at HRESET negation by IFC\_AD[7] for cfg\_dds\_pll[0] and IFCADDR[22] for cfg\_dds\_pll[1].

The 1 GB DDR is made of 2 Gbit 8-bit Micron (MT41J256M8HX-15EIT:D) DDR3 memory devices.

- DDR block gets DDR\_CLK; a single ended input clock of either 66.66 or 100MHz.
- Input clock is selected by J12:
  - Open: 100MHz
  - Closed: 66.66MHz




Figure 4-2. DDR block diagram

Table 4-5. CFG pins

CFG pin name	Value	Ratio	Description
cfg_dds_pll[0:1]	2'b00	8:1	DDR data rate = ddr_clk_in(MHz) x 8 [Default].
cfg_dds_pll[0:1]	2'b01	10:1	-
cfg_dds_pll[0:1]	2'b10	12:1	<ul style="list-style-type: none"> <li>DDR data rate = ddr_clk_in(MHz) x 12 [Default]</li> <li>DDR Clock = 400MHz</li> </ul>
cfg_dds_pll[0:1]	2'b11	-	Reserved
cfg_dds_speed[0:1]	-	-	<ul style="list-style-type: none"> <li>Determines PLL frequency range.</li> <li>For cfg_dds_speed[0]:                             <ul style="list-style-type: none"> <li>0: DDR data rate is less than 967 MHz.</li> <li>1: DDR data rate is greater than or equal to 967 MHz.</li> </ul> </li> <li>For cfg_dds_speed[1]: See Table 4-6.</li> </ul>

**Table 4-6. cfg\_dds\_speed[1] Settings**

	cfg_dds_pll = 8	cfg_dds_pll = 10	cfg_dds_pll = 12
cfg_dds_speed[0] = 0	1	1	1
cfg_dds_speed[0] = 1	0	0	1

## 4.6 I2C

The BSC9131RDB uses the BSC9131 I2C1 bus. [Table 4-7](#) describes the I2C devices and their related addresses.

The I2C circuit has a 3-pin header (J32) with the following features:

- Connects to remote IO Expander devices for RCW.
- Writes init value to the IO Expander.
- Writes to the HRESET\_REQ register, which automatically leads to board Power-OFF/ON.
  - Performs Power-ON sequence
  - Drives HRESET to low in order to load the RCW.


**Table 4-7. I2C devices and addresses**

Company	Part number	Address	Retaled to	Note
Analog Device	ADT7461	0x4C	Thermal Monitor	-
		Read 0x99		
		Write 0x98		
ATMEL	AT24C512B-TH25-B	0x50	Boot Sequence	-
		Read 0xA1		
		Write 0x50		
Phillips	PCA9555PW	0x21	IO Expander RCW	For remote RCW
		Read 0x43		
		Write 0x42		
Phillips	PCA9555PW	0x23	IO Expander RCW	For remote RCW
		Read 0x47		
		Write 0x46		
Phillips	PCA9555PW	0x27	IO Expander RCW	For remote RCW
		Read 0x4F		
		Write 0x4E		
ST Microelectronics	M24C02	0x52	DDR SPD	-
		Read 0xA4		
		Write 0xA5		

*Table continues on the next page...*

**Table 4-7. I2C devices and addresses (continued)**

Company	Part number	Address	Retaled to	Note
u-blox AG	LEA-6T-0	0x42	GPS	-
		Read 0x83		
		Write 0x84		
-	-	0x53	RF Connector1	See RF board for more information.
		Read 0xA7		
		Write 0xA6		
-	-	0x51	RF Connector2	See RF board for more information.
		Read 0xA3		
		Write 0xA2		

**Figure 4-3. BSC9131RDB I2C block diagram**

## 4.7 uSIM interface

BSC9131 supports a uSIM interface designed to facilitate communication to SIM cards.

- Provides one SIM card interface.
- Supports Class B and C SIM cards.
- Supports an internal single-wire interface, wherein a TX pin connects to the SIM card.
- Based on BVDD voltage settings-SIM\_VSEL (J20) selects a VCC mode:
  - Open (3.3V)
  - Closed (1.8V)




Figure 4-4. uSIM block diagram

## 4.8 TDM interface (SLIC/SLAC)

BSC9131 supports one TDM interface. Following features are supported:

- 256 channels
- 6-wire interface
- 2-/4-/8-/16-bit word size support
- Shared data link mode
- RX and TX share sync
- Clock and full duplex data
- A-law/u-law is supported for 8-bit channels
- Configurable LSB or MSB first bit

In BSC9131RDB, TDM signals are connected to the SLIC/SLAC device for voice data transfer but terminated if an RJ11 (telephone) connector is mounted on the board at J26.

Figure 4-5 shows the BSC9131RDB TDM connection. SLIC/SLAC device outputs its interrupt to BSC9131 IFC\_AD10. To retrieve the interrupt, users should set the IFC\_AD10 pin to its alternate GPIO option.




Figure 4-5. TDM SLIC/SLAC interface

## 4.9 GPS module

The features of BSC9131RDB GPS module are as follows:

- Uses LEA-6T-0 from u-blox.
- Initiated using I2C bus 0 address 0x42 (write 0x84; read 0x85).
- Data transferred to/from the GPS module using the UART1 bus.
- Antenna must be connected at J31 to use the GPS module.
- TSEC\_1588\_TRIG gets its source from the GPS module.




Figure 4-6. GPS module interface

## 4.10 BSC9131RDB USB

The features of BSC9131RDB USB module are as follows:

- One USB 2.0 port.
- Uses ULPI mode to connect to external USB PHYs (USB3315 by SMSC).
- Controller can be independently configured for host/device modes.
- Achieves maximal configuration flexibility by multiplexing USB port pins with LVDD-powered TSEC2 PHY signals or various CVDD-powered signals such as UART2, I2C1, and GPIOs.
- RDB uses UART2 I2C1 and GPIO MUXed pins.
- ULPI function uses CVDD power.




Figure 4-7. BSC9131RDB USB block diagram

## 4.11 Ethernet 1588 clock

BSC9131 IEEE 1588 compliant time stamping is accomplished using per-port transmit time stamping registers within each Ethernet controller memory space.

Transmit Time Stamp Identification Register and Transmit Time Stamp Register works in conjunction with the other common registers, located within the eTSEC1 memory space. Common 1588 time stamping registers exist within the eTSEC1 memory space. As a result, the eTSEC1 controller must remain enabled in order to use 1588 time stamping for the Ethernet ports.

There is a demand in industrial control applications to use Ethernet as the principal link layer for communications. This requires Ethernet to be used for both data transfer and real-time control. In real-time systems, each node must be synchronized to a master clock. Clock precision is dictated by the application. However, it needs to be  $< 1\mu\text{s}$  for high-speed machinery, such as printing presses.

1588 specifies a mechanism for synchronizing multiple nodes to a master clock. 1588 support can be done entirely in the software running on a host CPU. However, applications that require sub 10  $\mu$ s accuracy, need hardware support in order to accurately time stamp the incoming packets.

eTSEC includes a new timer clock module that supports IEEE Std. 1588 timer standard. The following sections describe the features, programming model, and implementation information of the IEEE 1588v2 clock synchronization over Ethernet.

The TSEC\_1588\_Clock\_In can be driven by five inputs and selected by three jumpers. Figure 4-8 shows how to configure TSEC\_1588\_CLK\_IN.




Figure 4-8. Ethernet 1588 and RF card clock block

## 4.12 Antenna interface

The RDB has two connectors for RF interface. One connector supports two antenna connections based on JESD207 (ADI) interface, while the second one supports one antenna connection based on JESD207 (ADI) interface and one antenna connection based on Maxim MAX PHY interface.

Other supported features include the following:

- Full and half duplex modes
- WCDMA, LTE-FDD, and TDD networks
- GSM Sniff
- GPS/1588-based clock correction and timing synchronization
- Air interface framing and timing control logic
- Dedicated DMA engine for each lane
- Master interface to MAPLE-B2F and CLASS
- 1x, 2x, 4x over sample as needed
- 1T1R, 1T2R, and 2T2R antennas

## 4.13 Maxim PHY

The Maxim interface supports Maxim transceivers using the differential TX (Transceiver) and RX (Receiver) lines for data transfer and a dedicated SPI3/SPI4 bus for control. [Figure 4-9](#) shows the connection between BSC9131 and RF connector 2; the latter may feature a connected Maxim module.

## 4.14 ADI

The three antennae interfaces are supported on the board using two connectors, connector 1 and connector 2. The RF connector cards should enable the testing of data sent from the BSC9131 AIC block.

If J16 selects MAX\_REF\_CLK or ADI\_REF\_CLK then,

- Open
  - CON1 supplies clock to MAX\_REF\_CLK; only has an ADI mode.
  - CON2 supplies clock to ADI\_REF\_CLK.

- If in MAX mode.
- If only the RF board is mounted on CON2 in ADI mode.
- Closed
  - CON1 supplies ADI\_REF\_CLK
  - CON2 supplies MAX\_REF\_CLK
  - If only the RF board is mounted on CON1 in ADI mode.
  - If in MAX mode

For more details on J5, J7, and J10 connectors, see RF-Card User Manual.




Figure 4-9. Maxim RF interface card block diagram

## 4.15 Reset and initialization

A number of modes and features are configurable during HRESET. Most are uploaded into the processor through reset configuration signal pins that are externally driven during HRESET. Some of the BSC9131RDB system control signals are described below.

**Table 4-8. System control signals**

PSC9131 signal name	CFG pin name	Switch/Resistor default	PCA955PW
ANT1_TX_FRAME	cfg_test_port_dis	Device Default	-
ANT2_AGC	cfg_ddr_half_full_mode	SW3[6] - 1	U67 I2C ADDR 27H reg[1] bit[5]
ANT2_TX_FRAME	cfg_test_port_mux_sel	Device Default	-
ANT3_AGC	cfg_ifc_flash_mode	SW1[8] - 0	U60 I2C ADDR 23H reg[0] bit[7]
ANT3_DIO[0]	cfg_drowsy_volt	Pull Up -1	-
ANT3_DIO[1]	cfg_ppc_drowsy_en	Pull Up -1	-
ANT3_DIO[2]	cfg_dsp_drowsy_en	Pull Up -1	-
ANT3_DIO[3]	cfg_por_bist	Pull Up -1	-
ANT3_DIO[4]	cfg_sb_dis	Pull Up -1	-
ANT3_DIO[5]	cfg_fuse_rd_en	Device Default	-
ANT3_DIO[6]	cfg_60x	Pull Up -1	-
ANT3_DIO[7]	cfg_eng_use[0]	Pull Up -1	-
ANT3_TX_FRAME	cfg_eng_use[1]	SW5[3] - 1	U86 I2C ADDR 21H reg[0] bit[2]
EC_MDC	cfg_dsp_pll[0]	SW4[1] - 0	U67 I2C ADDR 27H reg[0] bit[0]
EE1	cfg_svr[1]	SW5[2] - 1	U86 I2C ADDR 21H reg[0] bit[1]
HRESET_REQ_B	cfg_ddr_pll_backup	SW3[5] - 1	U67 I2C ADDR 27H reg[1] bit[4]
IFC_AD[0]	cfg_sys_pll[0]	SW1[1] - 0	U60 I2C ADDR 23H reg[0] bit[0]
IFC_AD[1]	cfg_sys_pll[1]	SW1[2] - 1	U60 I2C ADDR 23H reg[0] bit[1]
IFC_AD[2]	cfg_sys_pll[2]	SW1[3] - 0	U60 I2C ADDR 23H reg[0] bit[2]
IFC_AD[3]	cfg_core_pll[0]	SW3[1] - 1	U67 I2C ADDR 27H reg[1] bit[0]
IFC_AD[4]	cfg_core_pll[1]	SW3[2] - 0	U67 I2C ADDR 27H reg[1] bit[1]
IFC_AD[5]	cfg_core_pll[2]	SW3[3] - 0	U67 I2C ADDR 27H reg[1] bit[2]
IFC_AD[6]	cfg_core_speed	SW3[4] - 1	U67 I2C ADDR 27H reg[1] bit[3]
IFC_AD[7]	cfg_ddr_pll[0]	SW1[4] - 1	U60 I2C ADDR 23H reg[0] bit[3]
IFC_ADDR[16]	cfg_dsp_pll[1]	SW4[2] - 0	U67 I2C ADDR 27H reg[0] bit[1]
IFC_ADDR[17]	cfg_dsp_pll[2]	SW4[3] - 0	U67 I2C ADDR 27H reg[0] bit[2]
IFC_ADDR[18]	cfg_dsp_pll[3]	SW4[4] - 1	U67 I2C ADDR 27H reg[0] bit[3]
IFC_ADDR[19]	cfg_boot_seq[0]	SW2[1] - 1	U60 I2C ADDR 23H reg[1] bit[0]
IFC_ADDR[20]	cfg_plat_speed	SW2[3] - 1	U60 I2C ADDR 23H reg[1] bit[2]
IFC_ADDR[21]	cfg_sys_speed	SW2[4] - 1	U60 I2C ADDR 23H reg[1] bit[3]
IFC_ADDR[22]	cfg_ddr_pll[1]	SW1[5] - 0	U60 I2C ADDR 23H reg[0] bit[4]
IFC_ADDR[23]	cfg_ifc_pb[0]	SW2[5] - 1	U60 I2C ADDR 23H reg[1] bit[4]
IFC_ADDR[24]	cfg_ddr_speed[0]	SW1[6] - 0	U60 I2C ADDR 23H reg[0] bit[5]
IFC_ADDR[25]	cfg_ifc_pb[1]	SW2[6] - 1	U60 I2C ADDR 23H reg[1] bit[5]

Table continues on the next page...

Table 4-8. System control signals (continued)

PSC9131 signal name	CFG pin name	Switch/Resistor default	PCA955PW
IFC_ADDR[26]	cfg_ifc_pb[2]	SW2[7] - 1	U60 I2C ADDR 23H reg[1] bit[6]
IFC_AVD	cfg_dram_type	Pull Up -1	-
IFC_CLE	cfg_tsec1_prctl	Pull Up -1	-
IFC_OE_B	cfg_cpu_boot	SW5[4] - 1	U86 I2C ADDR 21H reg[0] bit[3]
IFC_WE_B	cfg_ifc_adm_mode	SW2[8] - 1	U60 I2C ADDR 23H reg[1] bit[7]
SPI2_MOSI	cfg_ifc_ecc[0]	SW3[7] - 0	U67 I2C ADDR 27H reg[1] bit[6]
TSEC_1588_PULSE_OUT1	cfg_boot_seq[1]	SW2[2] - 1	U60 I2C ADDR 23H reg[1] bit[1]
TSEC1_TXD[0]	cfg_rom_loc[0]	SW4[5] - 1	U67 I2C ADDR 27H reg[0] bit[4]
TSEC1_TXD[1]	cfg_rom_loc[1]	SW4[6] - 0	U67 I2C ADDR 27H reg[0] bit[5]
TSEC1_TXD[2]	cfg_rom_loc[2]	SW4[7] - 0	U67 I2C ADDR 27H reg[0] bit[6]
TSEC1_TXD[3]	cfg_rom_loc[3]	SW4[8] - 1	U67 I2C ADDR 27H reg[0] bit[7]
UART_RTS_B[1]	cfg_svr[0]	SW5[1] - 0	U86 I2C ADDR 21H reg[0] bit[0]
UART_SOUT[0]	cfg_ddr_speed[1]	SW1[7] - 1	U60 I2C ADDR 23H reg[0] bit[6]
UART_SOUT[1]	cfg_ifc_ecc[1]	SW3[8] - 0	U67 I2C ADDR 27H reg[1] bit[7]




Figure 4-10. Power reset and RCW block diagram

## 4.16 Power-On-Reset sequence

Figure 4-10 shows the flow of the reset circuit.

### 1. RCW:

- 36 signals are connected to five DIP-switches.
- Each DIP-switch has 8 bits for configuring 36 pins to the correct (high/low) BSC9131 reset value.
- Connected to the 3-state buffers that remain open during HRESET along with 4-8 subsequent system clock cycles.
- 12 signals configured to a constant value as shown in Table 4-8.

### 2. IO expanders (PCA9555PW):

- Three IO expanders connected to the input of the 3-state buffers.
- Controlled by an I2C bus.
- Each RCW signal is driven low or high during reset.
- I2C address is 0x21, 0x23, and 0x27.

### 3. PORESET and HRESET circuit:

- Contains two board power options and four reset options.
- Board Power-ON is through SW8:
  - If pushed then core power is turned off.
  - Causes all BSC9131 power to shutdown for three seconds.
  - At this time HRESET is driven low to BSC9131.
  - Core power is turned on, when stable it drives power good to all BSC9131 power regulators.
  - Power regulators are turned on.
  - HRESET is driven low until all power is stable.
- Alternatively, Power-ON by writing to the BSC9131 HRESET\_REQ register to initiate the same sequence as the SW8 push button.

## 4.17 JTAG COP, JTAG/EOnCE, and UART

The BSC9131RDB includes JTAG COP for PowerPC and JTAG/EOnCE for DSP. The JTAG/EOnCE is muxed with UART1. It is possible to control EOnCE using the JTAG COP. Table 4-9 shows how EOnCE and COP are controlled.

**Table 4-9. JTAG COP and JTAG EOnCE**

CFG_JTAG_MODE[0:1] SW6[3,4]	Power Architecture JTAG Available	DSP Architecture JTAG Available	JTAG topology
00	YES	NO	Access Power Architecture domain and DSP domain using Power Architecture JTAG port.
01	YES	NO	Access DSP domain using Power Architecture JTAG port.
10	YES	NO	Access Power Architecture domain using Power Architecture JTAG port.
11	YES	YES	<ul style="list-style-type: none"> <li>• Access Power Architecture domain using Power Architecture JTAG.</li> <li>• Access DSP domain using DSP JTAG.</li> </ul>

Figure 4-11 shows the COP EOnCE and UART0 block diagram. The UART is operational in two modes:

- When DSP JTAG is selected, (CFG\_JTAG\_MODE1(SW6[4]) = 1) then UART0 only uses TXD and RXD signals.
- When DSP JTAG is not selected, (CFG\_JTAG\_MODE1(SW6[4]) = 0) then UART0 also uses CTS and RTS.
  - When flash uses IFC\_WP signals, LED D14 (ready) is lighted if the core is in run mode.

HRESET gets its signal from Power-ON or the HRSET push button, and is common to EOnCE and COP JTAG.




Figure 4-11. COP EOnCE and UART block diagram

## 4.18 Ethernet

The BSC9131RDB has two Ethernet PHYs, which uses a Vitesse (VSC8641XKO) single PHY. The RDB uses RGMII mode for both PHYs. The PHYs are configured for address 0b00000 and 0b00011 (0 and 3). Both eTSEC1 (PHY addr[0]) and eTSEC2 (PHY addr[3]) uses TSEC1\_GTX\_CLK125. Users can configure the PHY addr[3] for clock-out enable and TSEC2 for TSEC2\_GTX\_CLK125.

Table 4-10 lists definitions for the PHYs, while Table 4-11 and Table 4-12 note the value of each PHY definition. Figure 4-12 shows the BSC9131RDB ethernet block diagram.

**Table 4-10. PHY configuration**

CMODE[0:4]	CODE Bit3	CODE Bit2	CODE Bit1	CODE Bit0
0	PHY addr[0]	Clock-out Enable	Advertise asymmetric pause	Advertise asymmetric pause
1	PHY addr[1]	Link-speed Downshift	Speed/Duplex mode[1]	Speed/Duplex mode[1]
2	PHY addr[2]	ACTI-PHY	RGMII Clock Skew[1]	RGMII Clock Skew[0]
3	PHY addr[3]	PHY addr[4]	MAC Calibration[0]	MAC Calibration[1]
4	MAC Mode	LED3[1]	LED3[0]	LED Combine/Separate

**Table 4-11. PHY0 default configuration**

Resistor PU/PD	CMODE[0:4]	CODE Bit3	CODE Bit2	CODE Bit1	CODE Bit0
PD 12.1K	0	0	clkout en = 1	0	1
PD 8.25K	1	0	1	0	0
PD 5.9K	2	0	0	1	1
PD 0K	3	0	0	0	0
PD 2.26K	4	0	0	0	1

**Table 4-12. PHY3 default configuration**

Resistor PU/PD	CMODE[0:4]	CODE Bit3	CODE Bit2	CODE Bit1	CODE Bit0
PU 2.26K	0	1	clkout en = 0	0	1
PU 8.25K	1	1	1	0	0
PD 5.9K	2	0	0	1	1
PD 0K	3	0	0	0	0
PD 2.26K	4	0	0	0	1




Figure 4-12. BSC9131RDB ethernet block diagram

## 4.19 SPI

BSC9131RDB uses SPI1 and SPI2.

- SPI1 connects to the #2 RF connector (CS3) through J7.
  - Connect J7:1,2 to use as SPI1\_CS3.
  - Connect J7: 2,3; see the RF card for more information.
- SPI 1 is connected to SLIC/SLAC Le88266DLC CS1 and Spansion flash S25FL128P0XNFI00 CS0.
- SPI1\_MISO can also be used for CHECK\_STOP\_IN through the 3-pin J8.
  - Connect J8: 1,2 and the RDB will use the SPI\_MISO
  - Connect J8: 2,3 and the RDB uses the CHECK\_STOP\_IN function.
- SPI2 connects to the #1 RF connector (CS0 and CS1); see the RF card for more information.
- SPI2 connects to the #2 RF connector (CS2 and CS3); see the RF card for more information.




Figure 4-13. BSC9131RDB SPI block diagram

# Appendix A

## Revision History

**Table A-1. Revision history**

Revision	Date	Description
Rev. 0	06/2014	Initial public release.



**How to Reach Us:**

**Home Page:**

[freescale.com](http://freescale.com)

**Web Support:**

[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, CodeWarrior, StarCore, and QorIQ Qonverge are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2014 Freescale Semiconductor, Inc.