

FDD8424H

Dual N & P-Channel PowerTrench[®] MOSFET N-Channel: 40V, 20A, 24m Ω P-Channel: -40V, -20A, 54m Ω

Features

Q1: N-Channel

- Max $r_{DS(on)} = 24m\Omega$ at $V_{GS} = 10V$, $I_D = 9.0A$
- Max $r_{DS(on)} = 30m\Omega$ at $V_{GS} = 4.5V$, $I_D = 7.0A$

Q2: P-Channel

- Max $r_{DS(on)}$ = 54m Ω at V_{GS} = -10V, I_D = -6.5A
- Max $r_{DS(on)} = 70m\Omega$ at $V_{GS} = -4.5V$, $I_D = -5.6A$
- Fast switching speed
- RoHS Compliant



General Description


These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench- process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

Application

- Inverter
- H-Bridge







N-Channel

P-Channel

MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter			Q1	Q2	Units
V_{DS}	Drain to Source Voltage		40	-40	V	
V_{GS}	Gate to Source Voltage		±20	±20	V	
	Drain Current - Continuous (Package Limited)			20	-20	
	- Continuous (Silicon Limited) T _C = 25°C			26	-20	A
ID	- Continuous	T _A = 25°C	$_{\lambda} = 25^{\circ}\text{C}$ 9.0 -6.5		-6.5	_ A
	- Pulsed			55	-40	
	Power Dissipation for Single Operation	T _C = 25°C	(Note 1)	30	35	
P_{D}		$T_A = 25$ °C	(Note 1a)	3	.1	W
		$T_A = 25$ °C	(Note 1b)	b) 1.3		
E _{AS}	Single Pulse Avalanche Energy (Note 3			29	33	mJ
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to	+150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case, Single Operation for Q1	(Note 1)	4.1	°C/M
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Single Operation for Q2	(Note 1)	3.5	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8424H	FDD8424H	TO-252-4L	13"	16mm	2500 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Parameter	Test Conditions	Type	Min	Тур	Max	Units
cteristics						
Drain to Source Breakdown Voltage	$I_D = 250\mu A, V_{GS} = 0V$ $I_D = -250\mu A, V_{GS} = 0V$	Q1 Q2	40 -40			V
Breakdown Voltage Temperature Coefficient	$I_D = 250\mu A$, referenced to 25°C $I_D = -250\mu A$, referenced to 25°C	Q1 Q2		34 -32		mV/°C
Zero Gate Voltage Drain Current	$V_{DS} = 32V, V_{GS} = 0V$ $V_{DS} = -32V, V_{GS} = 0V$	Q1 Q2			1 -1	μА
Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	Q1 Q2			±100 ±100	nA nA
	Cteristics Drain to Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current		Cteristics Drain to Source Breakdown Voltage $I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$ $I_D = -250\mu\text{A}, V_{GS} = 0\text{V}$ $Q2$ Breakdown Voltage Temperature $I_D = 250\mu\text{A}, \text{ referenced to } 25^{\circ}\text{C}$ $Q1$ $Coefficient I_D = 250\mu\text{A}, \text{ referenced to } 25^{\circ}\text{C} Q2 Zero Gate Voltage Drain Current V_{DS} = 32\text{V}, V_{GS} = 0\text{V} V_{DS} = -32\text{V}, V_{GS} = 0\text{V} Q2 Q3 Q4 Q5 Q4 Q5 Q5 Q4 Q5 Q6 Q6 Q6 Q6 Q6 Q6 Q7 Q6 Q7 Q6 Q7 Q6 Q7 Q8 Q9 Q9 Q9 Q1 Q9 Q1 Q0 Q1 Q0 Q1 Q0 Q1 Q1 Q1 Q1 Q2 Q1 Q2 Q3 Q4 Q4 Q4 Q6 Q6 Q6 Q7 Q8 Q9 Q9 Q9 Q1 Q9 Q1 Q1 Q9 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1$	Cteristics Drain to Source Breakdown Voltage	cteristics Drain to Source Breakdown Voltage $I_D = 250\mu A$, $V_{GS} = 0V$ Q1 40 $I_D = -250\mu A$, $V_{GS} = 0V$ Q2 -40 Breakdown Voltage Temperature $I_D = 250\mu A$, referenced to 25°C Q1 34 Coefficient $I_D = -250\mu A$, referenced to 25°C Q2 -32 Zero Gate Voltage Drain Current $V_{DS} = 32V$, $V_{GS} = 0V$ Q1 $V_{DS} = -32V$, $V_{GS} = 0V$ Q2	cteristics Drain to Source Breakdown Voltage $I_D = 250\mu A$, $V_{GS} = 0V$ Q1 40 $I_D = -250\mu A$, $V_{GS} = 0V$ Q2 -40 Breakdown Voltage Temperature $I_D = 250\mu A$, referenced to 25°C Q1 34 Coefficient $I_D = -250\mu A$, referenced to 25°C Q2 -32 Zero Gate Voltage Drain Current $V_{DS} = 32V$, $V_{GS} = 0V$ Q1 1 VDS = -32V, VGS = 0V Q2 -1

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$ $V_{GS} = V_{DS}, I_D = -250\mu A$	Q1 Q2	1 -1	1.7 -1.6	3 -3	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C I_D = -250 μ A, referenced to 25°C	Q1 Q2		-5.3 4.8		mV/°C	
	Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 9.0A$ $V_{GS} = 4.5V, I_D = 7.0A$ $V_{GS} = 10V, I_D = 9.0A, T_J = 125^{\circ}C$	Q1		19 23 29	24 30 37		
DS(on)		$V_{GS} = -10V$, $I_D = -6.5A$ $V_{GS} = -4.5V$, $I_D = -5.6A$ $V_{GS} = -10V$, $I_D = -6.5A$, $T_J = 125$ °C	Q2		42 58 62	54 70 80	mΩ	
9 _{FS}	Forward Transconductance	$V_{DS} = 5V, I_{D} = 9.0A$ $V_{DS} = -5V, I_{D} = -6.5A$	Q1 Q2		29 13		S	

Dynamic Characteristics

C _{iss}	Input Capacitance	Q1 V _{DS} = 20V, V _{GS} = 0V, f = 1MHZ	Q1 Q2		750 1000	1000 1330	pF
C _{oss}	Output Capacitance	Q2	Q1 Q2		115 140	155 185	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -20V, V_{GS} = 0V, f = 1MHZ$	Q1 Q2		75 75	115 115	pF
R _g	Gate Resistance	f = 1MHz	Q1 Q2	0.1 0.1	1.1 3.3	3.3 9.9	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	Q1	Q1 Q2	7 7	14 14	ns
t _r	Rise Time	$V_{DD} = 20V, I_D = 9.0A,$ $V_{GS} = 10V, R_{GEN} = 6\Omega$	Q1 Q2	13 3	24 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2 V _{DD} = -20V, I _D = -6.5A,	Q1 Q2	17 20	31 36	ns
t _f	Fall Time	$V_{GS} = -10V, R_{GEN} = 6\Omega$		6 3	12 10	ns
Q _{g(TOT)}	Total Gate Charge	Q1	Q1 Q2	14 17	20 24	nC
Q_{gs}	Gate to Source Charge	$V_{GS} = 10V, V_{DD} = 20V, I_{D} = 9.0A$	Q1 Q2	2.3 3.0		nC
Q_{gd}	Gate to Drain "Miller" Charge	$V_{GS} = -10V, V_{DD} = -20V, I_{D} = -6.5A$		3.2 3.6		nC

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Parameter

Drain-S	Source Diode Characteristics						
Is	Maximum Continuous Drain to Source Diode Forward Current			Q1 Q2		20 -20	Α
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current (Note 2)		Q1 Q2		55 -40	Α	
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 9.0A$ $V_{GS} = 0V, I_S = -6.5A$	(Note 2) (Note 2)	Q1 Q2	0.87 0.88	1.2 -1.2	V
t _{rr}	Reverse Recovery Time	Q1 I _F = 9.0A, di/dt = 100A/s	6	Q1 Q2	25 29	38 44	ns
Q _{rr}	Reverse Recovery Charge	Q2 $I_F = -6.5A$, di/dt = 100A/	s	Q1 Q2	19 29	29 44	nC

Test Conditions

Min

Тур

Type


Max

Units

Notes:

Symbol

1. $R_{\theta JA}$ is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



- 2. Pulse Test: Pulse Width < 300μ s, Duty cycle < 2.0%. 3. Starting $T_J = 25^{\circ}$ C, N-ch: L = 0.3mH, $I_{AS} = 14A$, $V_{DD} = 40$ V, $V_{GS} = 10$ V; P-ch: L = 0.3mH, $I_{AS} = -15A$, $V_{DD} = -40$ V, $V_{GS} = -10$ V.

Typical Characteristics (Q1 N-Channel)T_J = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel)T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel)T_J = 25°C unless otherwise noted




Figure 13. Transient Thermal Response Curve

Typical Characteristics (Q2 P-Channel)T_J = 25°C unless otherwise noted




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. On-Resistance vs Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 P-Channel)T_J = 25°C unless otherwise noted




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 P-Channel)T_J = 25°C unless otherwise noted






Figure 26. Transient Thermal Response Curve





DETAIL A SCALE 2:1

NOTES: UNLESS OTHERWISE SPECIFED

- A. THIS PACKAGE CONFORMS TO JEDEC, TO252 VARIATION AD.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUSIÓNS
- D. HEATSINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
- E. DIMENSIONS AND TOLERANCES AS PER ASME Y14.5-2009.
- EXCEPTION TO TO-252 STANDARD.
 G. FILE NAME: TO252B05REV3
 H. FAIRCHILDSEMICONDUCTOR





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{AccuPower^{\mathsf{TM}}} & \mathsf{F-PFS^{\mathsf{TM}}} \\ \mathsf{AttitudeEngine^{\mathsf{TM}}} & \mathsf{FRFET}^{\texttt{®}} \end{array}$

Awinda[®] Global Power Resource SM

AX-CAP®* GreenBridge™
BitSiC™ Green FPS™
Build it Now™ Green FPS™ e-Series™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™

Dual Cool™ MegaBuck™

EcoSPARK® MICROCOUPLER™

EfficientMax™ MicroFET™

EfficientMax™ MicroFET™
ESBC™ MicroPak™
MicroPak™
MicroPak2™
Fairchild® MillerDrive™
MotionMax™
Fairchild Semiconductor®

Farchild Semiconductor

FACT Quiet Series™
FACT®

FastvCore™
FETBench™
FPS™

MotionGrid®
MTI®
MTX®
MVN®
FETBench™
MVN®
FPS™

OptoHiT™
OPTOLOGIC®

OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXS™

Programmable Active Droop™ OFFT®

QS™ Quiet Series™ RapidConfigure™

T TM

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM GENERAL®'
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWM™
TranSiC™
TriFault Detect™
TRUECURRENT®**
uSerDes™

SerDes"
UHC[®]
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
XS™
XS™

仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT http://www.fairchildsemi.com, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms						
Datasheet Identification		Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 177