

# PDTB113/123/143/114EQA

# 50 V, 500 mA PNP resistor-equipped transistors

Rev. 1 — 30 March 2016

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

PNP Resistor-Equipped Transistor (RET) family in a leadless ultra small DFN1010D-3 (SOT1215) Surface-Mounted Device (SMD) plastic package with visible and solderable side pads.

Table 1. Product overview

Type number	R1	R2	Package NXP	NPN complement
PDTB113EQA	1 kΩ	1 kΩ	DFN1010D-3	PDTD113EQA
PDTB123EQA	2.2 kΩ	2.2 kΩ	(SOT1215)	PDTD123EQA
PDTB143EQA	4.7 kΩ	4.7 kΩ		PDTD143EQA
PDTB114EQA	10 kΩ	10 kΩ		PDTD114EQA

#### 1.2 Features and benefits

- 500 mA output current capability
- Built-in bias resistors
- ± 10% resistor ratio tolerance
- Simplifies circuit design
- Reduces component count
- Reduced pick and place costs
- Low package height of 0.37 mm
- Suitable for Automatic Optical Inspection (AOI) of solder joint
- AEC-Q101 qualified

#### 1.3 Applications

- Digital applications
- Cost saving alternative for BC807/BC817 series in digital applications
- Controlling IC inputs
- Switching loads

#### 1.4 Quick reference data

Table 2. Quick reference data

	• • • • • • • • • • • • • • • • • • • •					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CEO}$	collector-emitter voltage	open base	-	-	-50	V
lo	output current		-	-	-500	mΑ



# 2. Pinning information

Table 3. Pinning

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	Į	input (base)		
2	GND	GND (emitter)		
3	0	output (collector)		R1 R1
4	0	output (collector)	4 3	GND R2
				aaa-019606
			Transparent top view	

## 3. Ordering information

Table 4. Ordering information


Type number	number Package					
	Name	Description	Version			
PDTB113EQA	DFN1010D-3	plastic thermal enhanced ultra thin small outline	SOT1215			
PDTB123EQA		package; no leads; 3 terminals; body: 1.1 × 1.0 × 0.37 mm				
PDTB143EQA						
PDTB114EQA						

## 4. Marking

Table 5. Marking codes

Type number	Marking code
PDTB113EQA	00 00 01
PDTB123EQA	01 01 01
PDTB143EQA	01 01 11
PDTB114EQA	01 10 11

## 4.1 Binary marking code description



## 5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CBO}$	collector-base voltage	open emitter	-	-50	V
$V_{CEO}$	collector-emitter voltage	open base	-	-50	V
V <sub>EBO</sub>	emitter-base voltage	open collector	-	-10	V

Table 6. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Min	Max	Unit	
VI	input voltage				
	PDTB113EQA		-10	+10	V
	PDTB123EQA		-12	+10	V
	PDTB143EQA		-30	+10	V
	PDTB114EQA		-50	+10	V
Io	output current		-	-500	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	[1] _	325	mW
			[2] _	575	mW
			[3] _	525	mW
			[4] _	940	mW
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-55	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

- [1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated; mounting pad for collector 1 cm<sup>2</sup>.
- [3] Device mounted on an FR4 PCB, 4-layer copper, tin-plated and standard footprint.
- [4] Device mounted on an FR4 PCB, 4-layer copper, tin-plated; mounting pad for collector 1 cm<sup>2</sup>.



- (1) FR4 PCB, 4-layer copper, 1 cm<sup>2</sup>
- (2) FR4 PCB, single-sided copper, 1 cm<sup>2</sup>
- (3) FR4 PCB, 4-layer copper, standard footprint
- (4) FR4 PCB, single sided copper, standard footprint


Fig 2. Power derating curves


#### 6. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter Conditions			Min	Тур	Max	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction	in free air	<u>[1]</u>	-	-	385	K/W
	to ambient	[2]	-	-	218	K/W	
			[3]	-	-	239	K/W
			<u>[4]</u>	-	-	133	K/W
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point			-	-	40	K/W


- [1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated; mounting pad for collector 1 cm<sup>2</sup>.
- [3] Device mounted on an FR4 PCB, 4-layer copper, tin-plated and standard footprint.
- [4] Device mounted on an FR4 PCB, 4-layer copper, tin-plated; mounting pad for collector 1 cm<sup>2</sup>.






FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.

Fig 4. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB, 4-layer copper, tin-plated and standard footprint.

Fig 5. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



## 7. Characteristics


#### Table 8. Characteristics

 $T_{amb} = 25$  °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = -50 \text{ V}; I_E = 0 \text{ A}$	-	-	-100	nA
I <sub>CEO</sub>	collector-emitter cut-off current	$V_{CE} = -50 \text{ V}; I_B = 0 \text{ A}$	-	-	-0.5	μА
I <sub>EBO</sub>	emitter-base cut-off curr	ent		,		
	PDTB113EQA	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$	-	-	-4	mA
	PDTB123EQA		-	-	-2	mA
	PDTB143EQA		-	-	-0.9	mA
	PDTB114EQA		-	-	-0.4	mA
h <sub>FE</sub>	DC current gain					
	PDTB113EQA	$V_{CE} = -5 \text{ V}; I_{C} = -50 \text{ mA}$	33	-	-	
	PDTB123EQA		40	-	-	
	PDTB143EQA		60	-	-	
	PDTB114EQA		70	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = -50 \text{ mA}$ ; $I_B = -2.5 \text{ mA}$	-	-	-100	mV
V <sub>I(off)</sub>	off-state input voltage					
	PDTB113EQA	$V_{CE} = -5 \text{ V; } I_{C} = -100  \mu\text{A}$	-0.6	-1.05	-1.5	V
	PDTB123EQA		-0.6	-1.05	-1.8	V
	PDTB143EQA		-0.6	-1.05	-1.5	V
	PDTB114EQA		-0.6	-1.05	-1.5	V
V <sub>I(on)</sub>	on-state input voltage					
	PDTB113EQA	$V_{CE} = -0.3 \text{ V; } I_{C} = -20 \text{ mA}$	-1	-1.45	-1.8	V
	PDTB123EQA		-1	-1.5	-2	V
	PDTB143EQA		-1	-1.7	-2.2	V
	PDTB114EQA		-1	-2.2	-3	V
R1	bias resistor 1 (input)	[1]				
	PDTB113EQA		0.7	1	1.3	kΩ
	PDTB123EQA		1.54	2.2	2.86	kΩ
	PDTB143EQA		3.3	4.7	6.1	kΩ
	PDTB114EQA		7	10	13	kΩ
R2/R1	bias resistor ratio	[1]	0.9	1	1.1	
C <sub>c</sub>	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = i_e = 0 \text{ A}; f = 1 \text{ MHz}$	-	7	-	pF
f <sub>T</sub>	transition frequency	$V_{CE} = -5 \text{ V; } I_{C} = -50 \text{ mA; } f = 100 \text{ MHz}$	-	150	-	MHz

<sup>[1]</sup> See section test information for resistor calculation and test conditions.


<sup>[2]</sup> Characteristics of built-in transistor.



$$V_{CE} = -5 \text{ V}$$


- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 7. PDTB113EQA: DC current gain as a function of collector current; typical values



T<sub>amb</sub> = 25 °C


Fig 8. PDTB113EQA: Collector current as a function of collector-emitter voltage; typical values





- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3) T<sub>amb</sub> = 100 °C


Fig 9. PDTB113EQA: On-state input voltage as a function of collector current; typical values



 $V_{CE} = -5 \text{ V}$ 

- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$


Fig 10. PDTB113EQA: Off-state input voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B} = 20$ 


- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 11. PDTB113EQA: Collector-emitter saturation voltage as a function of collector current; typical values



 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^{\circ}\text{C}$ 


Fig 12. PDTB113EQA: Collector capacitance as a function of collector-base voltage; typical values






- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 13. PDTB123EQA: DC current gain as a function of collector current; typical values



T<sub>amb</sub> = 25 °C


Fig 14. PDTB123EQA: Collector current as a function of collector-emitter voltage; typical values





- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$


Fig 15. PDTB123EQA: On-state input voltage as a function of collector current; typical values



$$V_{CE} = -5 \text{ V}$$

- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$


Fig 16. PDTB123EQA: Off-state input voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B} = 20$ 


- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 17. PDTB123EQA: Collector-emitter saturation voltage as a function of collector current; typical values




 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Fig 18. PDTB123EQA: Collector capacitance as a function of collector-base voltage; typical values




- $V_{CE} = -5 \text{ V}$
- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 19. PDTB143EQA: DC current gain as a function of collector current; typical values




T<sub>amb</sub> = 25 °C

Fig 20. PDTB143EQA: Collector current as a function of collector-emitter voltage; typical values




- $V_{CE} = -0.3 \text{ V}$
- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3) T<sub>amb</sub> = 100 °C

Fig 21. PDTB143EQA: On-state input voltage as a function of collector current; typical values



- $V_{CE} = -5 \text{ V}$
- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$


Fig 22. PDTB143EQA: Off-state input voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B} = 20$ 


- (1) T<sub>amb</sub> = 100 °C
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 23. PDTB143EQA: Collector-emitter saturation voltage as a function of collector current; typical values




 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Fig 24. PDTB143EQA: Collector capacitance as a function of collector-base voltage; typical values




- $V_{CE} = -5 \text{ V}$
- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 25. PDTB114EQA: DC current gain as a function of collector current; typical values




T<sub>amb</sub> = 25 °C

Fig 26. PDTB114EQA: Collector current as a function of collector-emitter voltage; typical values




- $V_{CE} = -0.3 \text{ V}$
- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3) T<sub>amb</sub> = 100 °C

Fig 27. PDTB114EQA: On-state input voltage as a function of collector current; typical values



- $V_{CE} = -5 \text{ V}$
- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$


Fig 28. PDTB114EQA: Off-state input voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B}=20$ 


- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 29. PDTB114EQA: Collector-emitter saturation voltage as a function of collector current; typical values



 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Fig 30. PDTB114EQA: Collector capacitance as a function of collector-base voltage; typical values



 $V_{CE} = -5 \text{ V}; f = 100 \text{ MHz}; T_{amb} = 25 \text{ °C}$ 

Fig 31. Transition frequency as a function of collector current; typical values of built-in transistor

#### 8. Test information

#### 8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101 - Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

#### 8.2 Resistor calculation

• Calculation of bias resistor 1 (R1):

$$R1 = \frac{V(I_{I2}) - V(I_{I1})}{I_{I2} - I_{I1}}$$

• Calculation method A of bias resistor ratio (R2/R1):

$$\frac{R2}{R1} = \frac{V(I_{I3})}{R1 \cdot I_{I3}} - 1$$

• Calculation method B of bias resistor ratio (R2/R1):

$$\frac{R2}{RI} = \frac{V(I_{I4}) - V(I_{I3})}{RI \cdot (I_{I4} - I_{I3})} - 1$$




Fig 32. Resistor test circuit


#### 8.3 Resistor test conditions

Table 9. Resistor test conditions


Type number		R1	R2	Test conditions			
		kΩ	kΩ	I <sub>I1</sub>	I <sub>I2</sub>	I <sub>I3</sub>	I <sub>I4</sub>
PDTB113EQA	[1]	1	1	–1.5 mA	–1.9 mA	2.20 mA	-
PDTB123EQA	[1]	2.2	2.2	-0.7 mA	-0.8 mA	0.75 mA	-
PDTB143EQA	[2]	4.7	4.7	–1.3 mA	–1.5 mA	1.05 mA	1.25 mA
PDTB114EQA	[2]	10	10	-0.7 mA	-0.8 mA	0.45 mA	0.55 mA

- [1] Uses calculation method A of bias resistor ratio R2/R1
- [2] Uses calculation method B of bias resistor ratio R2/R1

## 9. Package outline



## 10. Soldering



PDTB113\_123\_143\_114EQA\_SER

# PDTB113/123/143/114EQA

50 V, 500 mA PNP resistor-equipped transistors

# 11. Revision history

#### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PDTB113_123_143_114EQA_SER v.1	20160330	Product data sheet	-	-

### 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

PDTB113\_123\_143\_114EQA\_SER

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

# PDTB113/123/143/114EQA

#### 50 V, 500 mA PNP resistor-equipped transistors

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### 14. Contents

1	Product profile
1.1	General description 1
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 3
4.1	Binary marking code description 3
5	Limiting values 3
6	Thermal characteristics 5
7	Characteristics 6
8	Test information 16
8.1	Quality information
8.2	Resistor calculation
8.3	Resistor test conditions
9	Package outline 16
10	Soldering 17
11	Revision history
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks20
13	Contact information 20
4.4	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

All rights reserved.