

TLF80511

Low Dropout Linear Fixed Voltage Regulator

TLF80511TC

Data Sheet

Rev. 1.0, 2012-06-15

Automotive Power



Low Dropout Linear Fixed Voltage Regulator

TLF80511





1 Overview

Features

- Output Voltage 5 V
- Output Voltage Precision ± 2 %
- Output Current up to 400 mA
- Ultra Low Current Consumption 38 μA
- Very Low Dropout Voltage: 100 mV at 100 mA Output Current
- Extended Operating Range Starting at 3.3 V
- Small Output Capacitor 1 µF
- Output Current Limitation
- Overtemperature Shutdown
- Suitable for Use in Automotive Electronics
- Wide Temperature Range from -40 °C up to 150 °C
- Green Product (RoHS compliant)
- AEC Qualified



PG-TO263-3

Description

The TLF80511 is a linear low dropout voltage regulator for load currents up to 400 mA. An input voltage of up to 40 V is regulated to $V_{\rm Q,nom}$ = 5 V with ± 2 % precision.

The TLF80511 with a typical quiescent current of $38 \mu A$, is the ideal solution for systems requiring very low operating currents, such as those permanently connected to a battery.

It features a very low dropout voltage of 100 mV, when the output current is less than 100 mA. In addition, the dropout region begins at input voltages of 3.3 V (extended operating range). This makes the TLF80511 suitable to supply automotive systems.

In addition, the TLF80511's new fast regulation concept requires only a single, 1 μ F output capacitor to maintain stable regulation.

The device is designed for the harsh environment of automotive applications. Therefore standard features like output current limitation and overtemperature shutdown are implemented and protect the device against failures like output short circuit to GND, over-current and over-temperatures. The TLF80511 can be also used in all other applications requiring a stabilized 5 V supply voltage.

Туре	Package	Marking
TLF80511TC	PG-TO263-3	TLF80511

Data Sheet 1 Rev. 1.0, 2012-06-15



Block Diagram

2 Block Diagram




Figure 1 Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment PG-TO263-3




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions PG-TO263-3

Pin	Symbol	Function
1	I	Input for compensating line influences, a capacitor to GND close to the IC terminals is recommended
2	GND	Ground
3	Q	Output block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance $C_{\rm Q}$ and ESR in the table "Functional Range" on Page 2
Tab	GND	Heat Slug connect to heatsink area; connect with GND on PCB



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

-40 °C \leq $T_{\rm j}$ \leq 150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions	
			Min.	Max.			
Input I		<u> </u>	+	-			
4.1.1	Voltage	V_1	-0.3	45	V	_	
Output	Q	,					
4.1.2	Voltage	V_{Q}	-0.3	7	V	_	
Tempe	rature						
4.1.3	Junction Temperature	T_{j}	-40	150	°C	_	
4.1.4	Storage Temperature	$T_{ m stg}$	-50	150	°C	_	
ESD A	osorption						
4.1.5	ESD Absorption	$V_{\mathrm{ESD,HBM}}$	-4	4	kV	Human Body Model (HBM) ²⁾	
4.1.6		$V_{ESD,CDM}$	-1.5	1.5	kV	Charge Device Model (CDM) ³⁾	

¹⁾ Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Data Sheet 1 Rev. 1.0, 2012-06-15

²⁾ ESD HBM Test according AEC-Q100-002 - JESD22-A114 (1.5kOhm, 100pF)

³⁾ ESD CDM Test according ESDA STM5.3.1



General Product Characteristics

4.2 Functional Range

Pos.	Parameter	Symbol	Limit \	/alues	Unit	Conditions
			Min.	Max.		
4.2.1	Input Voltage Range for Normal Operation	V_1	$V_{\rm Q,nom}$ + $V_{\rm dr}$	40	V	-
4.2.2	Extended Input Voltage Range	$V_{I,ext}$	3.3	40	V	_1)
4.2.3	Output Capacitor's Requirements	C_{Q}	1	_	μF	_2)
	for Stability	$ESR(C_{Q})$	_	5	Ω	_3)
4.2.4	Junction Temperature	$T_{\rm j}$	-40	150	°C	_

¹⁾ Between min. value and $V_{\rm Q,nom}$ + $V_{\rm dr}$: $V_{\rm Q}$ = $V_{\rm I}$ - $V_{\rm dr}$. Below min. value: $V_{\rm Q}$ = 0 V

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Packa	ge Versions PG-TO263-3	1	1				
4.3.1	Junction to Case ¹⁾	R_{thJC}	_	4	_	K/W	_
4.3.2	Junction to Ambient ¹⁾	R_{thJA}	_	22	_	K/W	2)
4.3.3			_	65	_	K/W	footprint only ³⁾
4.3.4			_	39	-	K/W	300 mm ² heatsink area on PCB ³⁾
4.3.5			_	33	-	K/W	600 mm ² heatsink area on PCB ³⁾

¹⁾ Not subject to production test, specified by design

²⁾ the minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

³⁾ relevant ESR value at f = 10 kHz

²⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

³⁾ Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70µm Cu).



5 Block Description and Electrical Characteristics

5.1 Voltage Regulation

The output voltage V_Q is divided by a resistor network. This fractional voltage is compared to an internal voltage reference and drives the pass transistor accordingly.

The control loop stability depends on the output capacitor $C_{\rm Q}$, the load current, the chip temperature and the internal circuit design. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in Table 4.2 "Functional Range" on Page 2 must be maintained. For details see the typical performance graph "Stability Region: Equivalent Serial Resistor ESR versus Output Current $I_{\rm Q}$ " on Page 6. Since the output capacitor is used to buffer load steps, it should be sized according to the application's needs.

An input capacitor C_1 is not required for stability, but is recommended to compensate line fluctuations. An additional reverse polarity protection diode and a combination of several capacitors for filtering should be used. Connect the capacitors close to the regulator terminals.

Whenever the load current exceeds the specified limit, e.g. in case of a short circuit, the output current is limited and the output voltage decreases.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled, the regulator restarts. This oscillatory thermal behaviour causes the junction temperature to exceed the 150° C maximum and significantly reducing the IC's life.




Figure 3 Block Diagram Voltage Regulation



Electrical Characteristics Voltage Regulator 5 V version

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j}$ \leq 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
5.1.1	Output Voltage Precision	V_{Q}	4.9	5.0	5.1	V	$\begin{array}{c} \text{0.05 mA} < I_{\text{Q}} < \\ \text{400 mA} \\ \text{6 V} < V_{\text{I}} < 28 \text{ V} \end{array}$	
5.1.2	Output Voltage Precision	V_{Q}	4.9	5.0	5.1	V	$\begin{array}{c} \text{0.05 mA} < I_{\text{Q}} < \\ \text{200 mA} \\ \text{5.5 V} < V_{\text{I}} < \text{40 V} \end{array}$	
5.1.3	Output Current Limitation	$I_{Q,max}$	401	600	900	mA	$0 \text{ V} < V_{Q} < 4.8 \text{ V}$	
5.1.4	Load Regulation steady-state	$ \Delta V_{\rm Q,load} $	-	20	50	mV	$I_{\rm Q}$ = 0.05 mA to 400 mA $V_{\rm I}$ = 6 V	
5.1.5	Line Regulation steady-state	$ \Delta V_{\mathrm{Q,line}} $	_	10	30	mV	$V_{\rm I}$ = 8 V to 32 V $I_{\rm Q}$ = 5 mA	
5.1.6	Dropout Voltage ¹⁾	V_{dr}	_	250	500	mV	$I_{\rm Q}$ = 250 mA	
	$V_{\rm dr} = V_{\rm I} - V_{\rm Q}$		_	100	200	mV	$I_{\rm Q}$ = 100 mA	
5.1.7	Power Supply Ripple Rejection ²⁾	PSRR	_	55	-	dB	f_{ripple} = 100 Hz V_{ripple} = 0.5 Vpp	
5.1.8	Overtemperature Shutdown Threshold	$T_{ m j,sd}$	151	175	200	°C	$T_{\rm j}$ increasing ²⁾	
5.1.9	Overtemperature Shutdown Threshold Hysteresis	$T_{ m j,sdh}$	_	15	_	K	$T_{\rm j}$ decreasing ²⁾	

¹⁾ Measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from the nominal value obtained at $V_{\rm I}$ = 13.5V

²⁾ Not subject to production test, specified by design



5.2 Current Consumption

Electrical Characteristics Current Consumption

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j} \leq$ 150 °C, positive current flowing into pin (unless otherwise specified)


Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.2.1	Current Consumption $I_q = I_l - I_Q$	I_{q}	-	38	46	μΑ	$I_{\rm Q}$ = 0.05 mA $T_{\rm j}$ < 25 °C
5.2.2			_	_	75	μΑ	$I_{\rm Q}$ = 0.05 mA $T_{\rm j}$ < 125 °C
5.2.3			-	67	80	μΑ	$I_{\rm Q}$ = 400 mA $T_{\rm i}$ < 125 °C ¹⁾

¹⁾ Not subject to production test, specified by design.




5.3 Typical Performance Characteristics Voltage Regulator


Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$




Dropout Voltage V_{dr} versus Output Current I_{Q}



Dropout Voltage $V_{\rm dr}$ versus Junction Temperature $T_{\rm i}$




Output Voltage $V_{\rm Q}$ versus Junction Temperature $T_{\rm i}$







Output Voltage ΔV_{Q} versus Output Current ΔI_{Q}




Maximum Output Current $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$



Output Voltage ΔV_{Q} versus Input Voltage ΔV_{I}




Current Consumption $I_{\rm q}$ versus Input Voltage $V_{\rm l}$







Power Supply Ripple Rejection versus Frequency



Output Voltage $V_{\rm Q}$ versus Input Voltage $V_{\rm I}$



Stability Region: Equivalent Serial Resistor ESR versus Output Current $I_{\rm O}$



Package Outlines

6 Package Outlines




Figure 4 PG-TO263-3



Revision History

7 Revision History

Revision	Date	Changes
1.0	2012-06-15	Data Sheet - Initial Version

Edition 2012-06-15

Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.