

# **AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Hardware Tutorial (ISE Design Suite 14.5)**

UG914 (v2.0) April 23, 2013



### Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

© Copyright 2012–2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Vivado, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
09/04/2012	1.0	Initial Xilinx Release.
11/05/2012	1.1	Changed “system_top - STRUCTURE” to “Design Sources and system_top -STRUCTURE” under <a href="#">Create the Hardware Platform</a> and <a href="#">Customize the Embedded Hardware Platform</a> . Updated <a href="#">Figure 1-12</a> , <a href="#">Figure 1-21</a> , and <a href="#">Figure 1-22</a> . Added <a href="#">step a</a> under <a href="#">Export the BIST Hardware Platform to SDK</a> . Changed “enter the new connection name” to “select from the drop down menu” in <a href="#">step 6</a> under <a href="#">Connect the Ports</a> .
04/23/2013	2.0	Updated for ISE® Design Suite 14.5. Changed <code>board_test_app_console.elf</code> to <code>board_test_app_Console.elf</code> in <a href="#">step 9</a> under <a href="#">Executing the System</a> , <a href="#">page 9</a> . Under <a href="#">Connect the Ports</a> , <a href="#">page 27</a> , <a href="#">step 6</a> changed. Replaced <a href="#">Figure 1-5</a> , <a href="#">Figure 1-6</a> , <a href="#">Figure 1-7</a> , <a href="#">Figure 1-10</a> , <a href="#">Figure 1-12</a> , <a href="#">Figure 1-14</a> , <a href="#">Figure 1-15</a> , <a href="#">Figure 1-17</a> , <a href="#">Figure 1-18</a> , <a href="#">Figure 1-19</a> , <a href="#">Figure 1-20</a> , <a href="#">Figure 1-21</a> , and <a href="#">Figure 1-22</a> . Enhanced <a href="#">Appendix A</a> , <a href="#">Additional Resources</a> .

# Table of Contents

---

Revision History .....	2
<b>Chapter 1: KC705 Embedded Kit MicroBlaze Processor Subsystem Hardware Tutorial</b>	
Introduction .....	5
Hardware and Software Requirements .....	5
Prerequisites .....	6
System Overview .....	6
Included Files and Systems.....	6
Executing the System.....	9
Hardware Design Flow.....	12
Summary .....	31
Next Steps .....	31
<b>Appendix A: Additional Resources</b>	
Xilinx Resources .....	33
Solution Centers .....	33
Further Resources .....	33
References .....	34



# *KC705 Embedded Kit MicroBlaze Processor Subsystem Hardware Tutorial*

---

## Introduction

The Kintex®-7 FPGA embedded kit conveniently delivers the key components of the Xilinx® Embedded Targeted Design Platform (TDP) required for developing embedded software and hardware in a wide range of applications in the broadcast, industrial, medical, and aerospace and defense markets. Hardware designers now have immediate access to a pre-integrated MicroBlaze™ processor subsystem that includes the most commonly used peripheral IP cores, enabling the designers to begin at once developing their custom logic.

This tutorial guides the designer through the three steps required to examine, modify and test the MicroBlaze processor subsystem with the KC705 evaluation board:

1. Loading and executing a design from pre-built bitstream and ELF files
2. Examining and rebuilding a design
3. Adding IP from the Xilinx IP catalog to an embedded system

It is advisable to read [UG913](#), *Getting Started with the Kintex-7 FPGA KC705 Embedded Kit* before going through this tutorial. Additional information related to EDK design flow can be found in [UG683](#), *EDK Concepts, Tools, and Techniques*.

## Hardware and Software Requirements

Included with the Kintex-7 FPGA embedded kit:

- Xilinx KC705 evaluation board
- One USB Type-A to Mini-B cable
- One USB Type-A to Micro-B cable
- Ethernet cable
- ISE® Design Suite: Embedded Edition which includes:
  - Integrated Software Environment (ISE)
  - Embedded Development Kit (EDK)
  - Software Development Kit (SDK)

Additional Requirements:

- Host PC with serial communications utility program (e.g., Tera Term)

## Prerequisites

Prerequisites required to run the basic tutorial:


- KC705 embedded kit MicroBlaze processor subsystem
- Proper hardware setup and software installation, as described in [UG913](#), *Getting Started with the Kintex-7 FPGA KC705 Embedded Kit*
- Familiarity with the KC705 embedded kit MicroBlaze processor subsystem, documented in [DS669](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet*
- Familiarity with [UG683](#), *EDK Concepts, Tools, and Techniques*, specifically these sections:
  - Introduction
  - Using Xilinx Platform Studio
  - Working with the Embedded Platform
- General knowledge of FPGAs, digital design concepts, and microprocessors
- Basic familiarity with the Xilinx Design Tools
- Basic VHDL/Verilog knowledge

## System Overview

This tutorial is based on the KC705 embedded kit MicroBlaze processor subsystem. Readers are encouraged to refer to [DS669](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet* during the execution of this tutorial.

## Included Files and Systems


The `Tutorial_Sandbox` directory provides the working area for this tutorial. It is part of the KC705 embedded kit. The hardware portion of the Tutorial Sandbox contains two subsystems: Built-In Self Test (BIST) and the partially built video demo system. The video demo system consists of video IP cores that are added to the system to develop a complete, functioning video demo. [Figure 1-1](#) shows the structure of the `Tutorial_Sandbox` directory.



UG914\_c1\_01\_072512

Figure 1-1: Tutorial Sandbox Directory Structure

The completed tutorial resides in the Tutorial\_Completed directory, the structure of which is shown in Figure 1-2.



UG914\_c1\_02\_072512


Figure 1-2: Tutorial Completed Directory Structure

## Executing the System

The `ready_for_download` directory contains the pre-built bitstream and ELF files for the KC705 embedded kit MicroBlaze processor BIST subsystem. The directory structure of the `KC705_System` is shown in [DS669](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet*.

The pre-built bitstream and ELF files are used to verify that the software is properly installed and that the board is set up correctly. To execute the system using these files:

1. Connect a USB Type-A to Micro-B cable between the KC705 evaluation board USB JTAG connector and the host computer.
2. Verify that a USB Type-A to Mini-B cable is properly connected to the KC705 evaluation board USB UART connection and the host computer.
3. If the board is not already powered on, power on the KC705 board.
4. Open and configure a serial communications terminal utility program with the settings shown in [Figure 1-3](#).



UG914\_c1\_03\_071812

Figure 1-3: Serial Communications Utility Configuration

**Note:** A procedure for setting up a UART connection is provided in Appendix B of [UG913](#), *Getting Started with the Kintex-7 FPGA KC705 Embedded Kit*.

5. Open a command shell with the ISE Design tool and EDK environment settings. Refer to Appendix C of [UG913](#) for ISE tool chain installation and licensing help. If necessary, set the environment variables by running the `settings32.bat` script file located in the `Xilinx` directory of the ISE Design Suite installation area.
6. At the command prompt, enter the appropriate command:  
On a Windows XP system:  
**C:\Xilinx\14.x\ISE\_DS\settings32.bat**  
On Windows 7 system:  
**C:\Xilinx\14.x\ISE\_DS\settings64.bat**
7. Execute these commands to download the design and connect to the MicroBlaze processor:

```
$ cd KC705_Embedded_Kit/KC705_System/ready_for_download
```

```
$ xmd
```

```
XMD% fpga -f download.bit
```

**Note:** This command downloads the hardware bitstream into the FPGA but does not download the software application.

```
XMD% connect mb mdm
```

**Note:** This command connects to the MicroBlaze processor debug module.

8. XMD allows low-level visibility into the design. There are several useful XMD commands to allow for the peeking and poking of registers and memory locations within the system. For example, writes to and reads from the internal block RAM are accomplished as follows:

```
XMD% mwr 0xC0000000 0xDEADBEEF
```

The value 0xDEADBEEF is written to location 0xC0000000.

```
XMD% mrd 0xC0000000
```

The value 0xDEADBEEF should be returned:

```
C0000000: DEADBEEF
```

As an example of register access, write to the GPIO register which outputs data to the 8-bit GPIO LEDs on the KC705 board:

```
XMD% mwr 0x40600000 0xAA
```

The value written to this register is now reflected in the GPIO LEDs. The next write changes the LED display:

```
XMD% mwr 0x40600000 0x55
```

A read from this register always returns 0x00000000, because this is an output-only register.

**Note:** Set all of the DIP switches labeled GPIO DIP SW (SW11) to the ON position. Then read from the GPIO register which inputs data from the DIP switches:

```
XMD% mrd 0x40700000
```

The value 0x0000000F should be returned:

```
40700000: 0000000F
```

Change the DIP switch settings and verify that the correct value is read from the GPIO register.

**Note:** Switch 1 is the most significant bit.

For more information about XMD and the commands available within XMD, see [UG111](#), *Embedded System Tools Reference Manual*, Xilinx Microprocessor Debugger (XMD).

9. To download and execute the test software application, enter these commands at the XMD command prompt:

```
XMD% dow board_test_app_Console.elf
```

```
XMD% con
```

[Figure 1-4](#) shows the resulting output for the KC705 board test application on the serial communication terminal utility program.

```
*****
*****
**      Xilinx Kintex-7 FPGA KC705 Evaluation Kit      **
*****
*****

=====
**  Xilinx Kintex-7 BIST MENU      **
=====

Choose Feature to Test:
[1] uart      [2] led
[3] iic       [4] flash
[5] timer     [6] rotary switch
[7] switch    [8] sd card
[9] lcd       [A] xadc
[B] button    [C] ethernet loopback
[D] ddr3 external memory (16MB)
[E] ddr3 external memory (complete)
[F] bram internal memory
[0] Exit
```

UG914\_c1\_04\_080612

Figure 1-4: Board Test Application Menu

10. Execute the chosen tests and then select **0** to exit. Details about the test options can be found in the [UG915](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial*.
11. When software execution is complete, enter these commands:

```
XMD% stop
```

```
XMD% rst
```

```
XMD% exit
```

## Hardware Design Flow

The design flow for creating the MicroBlaze processor subsystem BIST and modifying the system to include the benchmarking cores requires these steps:

1. [Create the Hardware Platform](#)
2. [Export the BIST Hardware Platform to SDK](#)
3. [Customize the Embedded Hardware Platform](#)
4. [Implement and Test the Design](#)


The BIST system is used to demonstrate execution of steps one and two, and the partially built video demo system is used to demonstrate execution of steps three and four.

### Create the Hardware Platform

#### Open the Project

1. Start the PlanAhead™ tool.  
On a Windows system:  
Select **Start > All Programs > Xilinx Design Tools > ISE Design Suite > PlanAhead**  
On a Linux system:  
Enter **planAhead** at the command prompt.
2. If necessary, close out the previous project by selecting **File > Close Project**.
3. In Project Commands, select **Open Project...**
4. Browse to `KC705_Embedded_Kit/Tutorial_Sandbox/HW/BIST` and select **kc705\_system.ppr**. Click **Open**.
5. In the Project Manager/Sources section, expand Design Sources and `system_top -STRUCTURE` and double click **system\_i - system (system.xmp)**. This invokes XPS for the XPS subsystem.

[Figure 1-5](#) shows the block diagram of the KC705 embedded kit BIST system.



UG914\_c1\_05\_041213

Figure 1-5: BIST System

## Examine the System


The System Assembly View (SAV) of the design provides visibility into the MicroBlaze processor subsystem bus interfaces, port connections, and address map.

**Note:** Refer to [UG683](#), *EDK Concepts, Tools, and Techniques* for additional details or instructions pertaining to any of the steps outlined in this section of the tutorial.

### Examine Bus Interfaces

- To examine the bus structure of the MicroBlaze processor subsystem, select the System Assembly View tab below the workspace and then select the Bus Interfaces tab at the top edge of the workspace as shown in [Figure 1-6](#).

For MicroBlaze processor masters (Instruction Cache (IC), Data Cache (DC), and Data Port (DP)), both AXI\_MM and AXI\_Lite interconnects are used. Two Local Memory Buses (LMB) are used by the MicroBlaze processor to interface to the local BRAM memory for the processor. These interfaces can be seen by clicking the + to the left of the `microblaze_0` component. (See: [Figure 1-6](#)).




UG914\_c1\_06\_032313

Figure 1-6: Bus Interfaces View of the MicroBlaze Processor Subsystem

### Examine Ports


1. Select the Ports tab along the top edge of the workspace. By clicking the + to the left of any of the components, the connections to that component are visible. (See: [Figure 1-7](#))



UG914\_c1\_07\_032313

Figure 1-7: Ports View of the MicroBlaze Processor Subsystem

**Note:** The visibility of the port connections for the system is controlled by the Port Filters as shown in [Figure 1-8](#). Many of the peripherals have only default port connections to the AXI interconnect and these connections are not shown unless Defaults filter item is checked.




UG914\_c1\_08\_071812

Figure 1-8: Port Filters

## Examine Addresses

1. Select the Addresses tab along the top edge of the workspace. Click the + to the left of the microblaze\_0 address map to expand the map as shown in [Figure 1-9](#). This workspace is used to modify the addresses of peripherals in the system.




Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
microblaze_0's Address ...						
LocalMemory_Cntr_D	C_BASEADDR	0x00000000	0X00001FFF	8K	SLMB	dlmb
LocalMemory_Cntr_I	C_BASEADDR	0x00000000	0X00001FFF	8K	SLMB	ilmb
Interrupt_Cntr	C_BASEADDR	0x40100000	0X4010FFFF	64K	S_AXI	axi4lite_0
debug_module	C_BASEADDR	0x40200000	0X4020FFFF	64K	S_AXI	axi4lite_0
Dual_Timer_Counter	C_BASEADDR	0x40300000	0X4030FFFF	64K	S_AXI	axi4lite_0
RS232_Uart_1	C_BASEADDR	0x40400000	0X4040FFFF	64K	S_AXI	axi4lite_0
Push_Buttons_5Bits	C_BASEADDR	0x40500000	0X4050FFFF	64K	S_AXI	axi4lite_0
LEDs_8Bits	C_BASEADDR	0x40600000	0X4060FFFF	64K	S_AXI	axi4lite_0
DIP_Switches_4Bits	C_BASEADDR	0x40700000	0X4070FFFF	64K	S_AXI	axi4lite_0
LCD_GPIO	C_BASEADDR	0x40800000	0X4080FFFF	64K	S_AXI	axi4lite_0
ROTARY_GPIO	C_BASEADDR	0x40900000	0X4090FFFF	64K	S_AXI	axi4lite_0
IIC_EEPROM	C_BASEADDR	0x40A00000	0X40A0FFFF	64K	S_AXI	axi4lite_0
logisdhc_0	C_REGS_BASEADDR	0x40B00000	0X40B0FFFF	64K	S_AXI	axi4lite_0
axi_xadc_0	C_BASEADDR	0x40D00000	0X40D0FFFF	64K	S_AXI	axi4lite_0
Linear_Flash	C_S_AXI_MEMO_BASEADDR	0x48000000	0x4FFFFFFF	128M	S_AXI_MEM	axi4lite_0
AXI_DMA_Ethernet	C_BASEADDR	0x50000000	0X5000FFFF	64K	S_AXI_LITE	axi4lite_0
Soft_Ethernet_MAC	C_BASEADDR	0x50100000	0X5013FFFF	256K	S_AXI	axi4lite_0
DDR3_SDRAM	C_S_AXI_BASEADDR	0x80000000	0xBFFFFFFF	1G	S_AXI	axi4_0
axi2axi_mb	C_S_AXI_RNG00_BASEADDR	0x80000000	0xBFFFFFFF	1G	S_AXI	axi_mm_mb
Internal_BRAM	C_S_AXI_BASEADDR	0xC0000000	0XC000FFFF	64K	S_AXI	axi_mm_mb

Figure 1-9: Addresses View of the MicroBlaze Processor Subsystem

## Configure IP Cores

The IP cores within the system are configured to the required functionality for this embedded system. The configurations of the IP cores are described in the System Configuration section of [DS669](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet*.


1. With the Bus Interfaces tab selected in the System Assembly view, right-click the IP core of interest, as shown in [Figure 1-10](#).



UG914\_c1\_10\_032313

Figure 1-10: Menu Option to Configure IP

2. Select **Configure IP...** and the configuration wizard for that core is displayed. Select the tab to show the particular feature or parameter of interest. Figure 1-11 shows the configuration wizard for the Dual\_Timer\_Counter core.



UG914\_c1\_11\_072012


Figure 1-11: Dual Timer Counter - AXI\_Timer Configuration Wizard

3. Click **Cancel** to return to the System Assembly View since no changes are needed to the cores in the system at this time.

## Generate the Hardware Platform

1. Close the XPS project by selecting **File > Exit**.
2. In the Project Manager/Sources pane, click **system\_top - STRUCTURE**.
3. In the Flow Navigator pane, double click **Generate Bitstream** under the Program and Debug section, as shown in Figure 1-12.

**Note:** Because the design is not yet implemented, a message window will open to indicate that no implementation results are available. Click **Yes** to close the message window.




UG914\_c1\_12\_032313

Figure 1-12: Generating the Hardware Bitstream

## Export the BIST Hardware Platform to SDK

Because the BIST hardware platform is used with the Software Development Kit (SDK) as described in [UG915, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial](#), information about the hardware platform must be provided to the SDK to allow development of software platforms and applications. Use the following steps to export this information to the SDK:

1. When bitstream generation is complete:
  - a. In the Flow Navigator pane, double click **Open Implemented Design** under the Implementation section.
  - b. Under Sources, click **system\_i - system (system.xmp)**.
  - c. Under the File tab, select **Export** and click **Export Hardware** to open the dialog shown in [Figure 1-13](#).



UG914\_c1\_13\_071812

Figure 1-13: Exporting BIST Hardware Platform to SDK

d. The exported hardware description files are stored in this location:

`KC705_Embedded_Kit/Tutorial_Sandbox/HW/BIST/kc705_system.sdk/SDK/SDK_Export`

- Copy the SDK\_Export directory into the SW area of the Tutorial sandbox for use with the procedure described in [UG915, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial](#). The existing directory can be overwritten.

Copy:

`KC705_Embedded_Kit/Tutorial_Sandbox/HW/BIST/kc705_system.sdk/  
SDK/SDK_Export`

to:

`KC705_Embedded_Kit/Tutorial_Sandbox/SW/board_test_app`

The SDK is run using the procedure described in [UG915, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial](#).

## Download and Verify BIST Design

- The steps for testing the newly generated bit file are the same as those used to generate the System section where pre built bit and ELF files are tested. The only difference is that the new bit file should be loaded from `KC705_Embedded_Kit/Tutorial_Sandbox/HW/BIST/kc705_system.runs/impl_1/download.bit`
- The UART output will be displayed and should look similar to [Figure 1-4, page 11](#).
- Execute the chosen tests and then select **0** to exit. Refer to [UG915, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial](#) for details about these test options.

At this point in the tutorial, the KC705 embedded kit MicroBlaze processor subsystem is successfully built, verified, and exported for use with the SDK. The next section in this tutorial explains how to customize an embedded hardware platform. Alternately, if no modifications to the hardware subsystem are required, proceed with the tutorial presented in [UG915, KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial](#).

## Customize the Embedded Hardware Platform

In this section of the tutorial, the partially built video demo system from the Tutorial Sandbox directory is modified to include an additional AXI\_VDMA for developing a complete video system. After building the hardware, the video demonstration application uses a Web server to display the video throughput data.

Every data point consists of a data transfer of a gigabyte by means of multiple AXI Video DMAs. Each Video DMA transfers the video data to and from the DDR memory through the AXI interconnect and the DDR controller. The Perf\_AXI core monitors the transactions on the AXI interface to provide data throughput calculations.


**Note:** For More details on the video demo, refer to [DS669](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet*.

The steps to customize the MicroBlaze processor subsystem include:

1. [Add IP from the Xilinx IP Catalog.](#)

**Note:** The VDMA which will be added to the partially built video demo system is highlighted in [Figure 1-14](#).

2. [Connect the Bus Interfaces.](#)
3. [Connect the Ports.](#)



UG914\_c1\_14\_041213

Figure 1-14: Video Demo MicroBlaze Processor Subsystem


## Add IP from the Xilinx IP Catalog

To Add the AXI VDMA Core:

1. The PlanAhead tool should already be running (from the previous section of this tutorial).
2. Close the BIST project by selecting **File > Close Project**.
3. In Project Commands, select **Open Project...**
4. Browse to `KC705_Embedded_Kit/Tutorial_Sandbox/HW/Video_Demo` and select `video_demo.ppr`. Click **OK**.
5. Under Sources, expand Design Sources and `system_top -STRUCTURE` and double click `system_i - system (system.xmp)`. This invokes XPS for the XPS subsystem.
6. In the EDK\_Install section, Expand the DMA and Timer list by clicking the respective **+**. The AXI Video DMA IP core is now displayed.

**Note:** The description field can be made wider by placing the cursor near the divider between the fields until it changes into two vertical bars with two opposing horizontal arrows. Click and drag to adjust the width.

7. Right-click the AXI Video DMA and select Add IP, as shown in [Figure 1-15](#).




UG914\_c1\_15\_032313

Figure 1-15: Adding the AXI\_VDMA Core

**Note:** Warning messages about the `axi_vdma` or other cores added into the system not being accessible from any processor in the system can be safely ignored. The procedure to connect the bus interfaces is discussed later in this tutorial.

8. The XPS Core Configuration dialog is automatically invoked (See: [Figure 1-16, page 24](#)). This dialog sets AXI interconnect parameters for the core such as register slicing.
9. In the Configuration dialog, make the following settings:
  - Component instance name: **DVI\_IN\_1\_VDMA**
  - In the USER tab:
    - Select Enable Asynchronous Clocks within the VDMA options
    - Clear Enable Channel within MM2S Channel options
  - Do following changes within the S2MM Channel options:
    - Set Memory Map Data Width as **64** from pull down menu
    - Select Allow Unaligned Transfers (DRE)
    - Set Maximum Burst Size to **256** from pull down menu
    - Set Line Buffer Depth to **4096**
  - In the SYSTEM tab:
    - Base Address: **0x50900000**
    - High Address: **0X5090FFFF**
  - In the Interconnect Settings for BUSIF tab, M\_AXI\_S2MM section
    - User Register Slice on all channels (AW,AR,W,R and B): **AUTOMATIC**
    - Write Data FIFO Depth: **512 (BRAM)**
  - In Interconnect Settings for BUSIF tab, S\_AXI\_LITE section
    - User Register Slice on all channels (AW,AR,W,R and B): **AUTOMATIC**
  - Click **Ok**



UG914\_c1\_16\_072312


Figure 1-16: Setting AXI\_VDMA Parameters

10. In the Instantiate and Connect IP dialog, which is automatically invoked, select **User will make necessary connections and settings** then click **OK**. The procedure to connect the bus interfaces will be covered next.

## Connect the Bus Interfaces

1. Expand the DVI\_IN\_1\_VDMA core in the System Assembly View (SAV) by clicking the respective **+**. Connect M\_AXI\_S2MM to AXI\_MM\_VIDEO34 using the pull-down menu as shown in (Figure 1-17).


**Note:** Ignore error messages related to bus interface and port connections.



UG914\_c1\_17\_032313

Figure 1-17: Connecting DVI\_IN\_1VDMA Master Interface to AXI MM interconnect


- For S\_AXI\_LITE, click the **No Connection** box. The Connection Dialog box appears. In the left column, select **AXI4Lite\_0** as shown in Figure 1-18 and click **OK**.



UG914\_c1\_18\_032313

Figure 1-18: Connecting DVI\_IN\_1VDMA Lite Slave Interface to AXI Lite interconnect


- Connect S\_AXIS\_S2MM to DVI\_IN\_1\_S\_AXIS\_S2MM using the pull-down menu as shown in Figure 1-19.



UG914\_c1\_19\_032313

Figure 1-19: Connecting DVI\_IN\_1\_VDMA Stream Slave Interface to Video Streaming Master

- Expand the axi2axi\_video34 core in the Bus Interface tab of System Assembly View of the XPS GUI by clicking the respective +.
- Click the **Bus Name** column for the S\_AXI row. This brings up the master list dialog for the axi2axi\_video34 connector.
- Select **DVI\_IN\_1\_VDMA.M\_AXIS\_S2MM** and click **OK** (see Figure 1-20).



UG914\_c1\_20\_032313


Figure 1-20: Adding DVI\_IN\_1VDMA as AXI MM Master to AXI2AXI Connector

## Connect the Ports

The section covers connecting clock pins, interrupts, and signals for the DVI\_IN\_1\_VDMA. In the Port Filters section of the XPS window, ensure that **Defaults** is selected (refer to [Figure 1-8, page 15](#)).

1. Click the **Ports** tab at the top of the System Assembly View.
2. Expand the DVI\_IN\_1\_VDMA core in the System Assembly View by clicking the respective **+**.
3. In the name column of the port list for **s\_axis\_s2mm\_aclk**, select the net name **sys\_clk\_s** using the pull-down menu.
4. Expand (BUS\_IF) S\_AXI\_Lite by clicking the respective **+**. In the name column for **s\_axi\_lite\_aclk**, select the net name **sys\_clk\_axilite\_s** using the pull-down menu in the Net column.
5. Expand (BUS\_IF) M\_AXI\_S2MM by clicking the respective **+**. In the name column for **m\_axi\_s2mm\_aclk**, select the net name **sys\_clk\_s** using the pull-down menu.
6. Expand (BUS\_IF) S\_AXIS\_S2MM by clicking the respective **+**. In the name column for **s\_axis\_s2mm\_tdata**, enter the new connection name, **0x00 & dvi2axi\_tdata\_1**.
7. In the name column for **s2mm\_fsync\_out**, enter the new connection name, **fsync\_from\_dvi\_in\_1\_vdma**.
8. In the name column for **s2mm\_introut**, enter the new connection name, **DVI\_IN\_1\_VDMA\_s2mm\_introut**.
9. In the name column for **s2mm\_prmry\_reset\_out\_n**, enter the new connection name, **DVI\_IN\_1\_S\_AXIS\_S2MM\_RESET\_OUT\_N**.
10. Expand the Interrupt\_Cntlr core in the System Assembly view by clicking the respective **+**.


11. Click the **Net** column for the INTR row. This brings up the Interrupt Connection Dialog.
12. In the left column select **DVI\_IN\_1\_VDMA:s2mm\_introut** and click the right arrow (see Figure 1-21).



UG914\_c1\_21\_032313

Figure 1-21: Adding DVI\_IN\_1\_VDMA\_S2MM Interrupt to Interrupt controller


13. In the right column select **DVI\_IN\_1\_VDMA:s2mm\_introut** and click the up arrow under Priority Low to set this interrupt priority to **5** and click **OK** (see Figure 1-22).



UG914\_c1\_22\_032313

Figure 1-22: Setting DVI\_IN\_1\_VDMA\_S2MM Interrupt priority

14. As shown in Figure 1-23 Double click **axi\_mm\_video34** to open the configuration wizard
15. Select **Master Read/Write Settings** and click the **Master/Slave Specific Settings** tab.
16. Set Write FIFO Delay for **DVI\_IN\_1\_VDMA.M\_AXI\_S2MM** to **1** and press **OK**.



UG914\_c1\_23\_071812

Figure 1-23: DVI\_IN\_1\_VDMA Interconnect settings

At this point in the tutorial, additional IP from the Xilinx IP Catalog has successfully been added to the KC705 embedded kit MicroBlaze processor subsystem.

## Implement and Test the Design

The design is ready to be synthesized, mapped, placed and routed in the chosen FPGA architecture.

1. Close the XPS project by selecting **File > Exit**.
2. Under Project Manager/Sources, click **system\_top - STRUCTURE**.
3. In the Flow Navigator, double click **Generate Bitstream** under the Program and Debug section, as shown in [Figure 1-12, page 19](#).
4. Once the bit file is generated, Export hardware to SDK as explained in [Export the BIST Hardware Platform to SDK, page 19](#).
5. Connect the FMC cards, HDMI cables, Ethernet cable and USB cables as shown in [UG913, Getting Started with the Kintex-7 FPGA KC705 Embedded Kit, Kintex-7 FPGA Video Demonstration Hardware Setup](#).
6. Configure the FPGA with the generated bit file, `KC705_Embedded_Kit/Tutorial_Sandbox/HW/Video_Demo/MicroBlaze_Processor_Subsystem/download.bit`

7. Load and run the software ELF file, `KC705_Embedded_Kit/Video_Demo/ready_for_download/Video_Demo.elf`
8. Open the webpage at IP 192.168.1.10 which shows the video demo web server running on the MicroBlaze processor subsystem.
9. Select different menu options on the web page and check the video output and data throughput for different possible options.

**Note:** For more details on Video Demo testing, different possible menu options and data throughput values refer to [UG913](#), *Getting Started with the Kintex-7 FPGA KC705 Embedded Kit*.

## Summary

The tasks accomplished in this tutorial are listed here:

- Loaded and executed a design from a pre-built bitstream and ELF
- Rebuilt a design
- Added IP from the Xilinx IP catalog to an embedded system

## Next Steps

Next Step	Refer To
Develop the Software Platform	<a href="#">UG915</a> , <i>AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial</i>
Advanced Debugging	<a href="#">UG029</a> , <i>ChipScope Pro Software and Cores User Guide</i> and <a href="#">UG111</a> , <i>Embedded System Tools Reference Manual</i> , GNU compiler tools
Simulate the Embedded System	<a href="#">UG683</a> , <i>EDK Concepts, Tools, and Techniques</i>



# Additional Resources

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

[www.xilinx.com/support](http://www.xilinx.com/support).

For continual updates, add the Answer Record to your myAlerts:

[www.xilinx.com/support/myalerts](http://www.xilinx.com/support/myalerts).

For a glossary of technical terms used in Xilinx documentation, see:

[www.xilinx.com/company/terms.htm](http://www.xilinx.com/company/terms.htm).

## Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

## Further Resources

The most up to date information related to the KC705 board and its documentation is available on the following websites.

The Xilinx Kintex-7 FPGA Embedded Kit product page:

[www.xilinx.com/products/boards-and-kits/DK-K7-EMBD-G.htm](http://www.xilinx.com/products/boards-and-kits/DK-K7-EMBD-G.htm)

The Kintex-7 FPGA Embedded Kit - Known Issues and Release Notes Master Answer Record:

[www.xilinx.com/support/answers/52970.htm](http://www.xilinx.com/support/answers/52970.htm)

These documents provide supplemental material useful with this user guide:

- [UG913](#), *Getting Started with the Kintex-7 FPGA KC705 Embedded Kit*
- [UG683](#), *EDK Concepts, Tools, and Techniques*
- [DS669](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet*
- [UG111](#), *Embedded System Tools Reference Manual*
- [UG915](#), *AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial*
- [UG029](#), *ChipScope Pro Software and Cores User Guide*

- [UG631](#), *ISE Design Suite 14: Release Notes, Installation, and Licensing*
- [UG810](#), *KC705 Evaluation Board for the Kintex-7 FPGA User Guide*
- [UG081](#), *MicroBlaze Processor Reference Guide Embedded Development Kit*

## References

AMBA AXI4-Stream Protocol Specification:

[infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ih0051a/index.html](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ih0051a/index.html)