


Si540 Data Sheet

Low Jitter Any-Frequency XO (125 fs), 0.2 to 800 MHz

The Si540 utilizes Silicon Laboratories' advanced 4th generation DSPLL technology to provide an ultra-low jitter, low phase noise clock at any output frequency. The device is factory-programmed to any frequency from 0.2 to 800 MHz with <1 ppb resolution and maintains exceptionally low jitter for both integer and fractional frequencies across its operating range. The Si540 offers excellent reliability and frequency stability as well as guaranteed aging performance. On-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. Offered in a small, industry-standard 3.2×5 mm footprint, the Si540 has a dramatically simplified supply chain that enables Silicon Labs to ship custom frequency samples one week after receipt of order. Unlike a traditional XO, where a different crystal is required for each output frequency, the Si540 uses one simple crystal and a DSPLL IC-based approach to provide the desired output frequency. This process also guarantees 100% electrical testing of every device. The Si540 is factory-configurable for a wide variety of user specifications, including frequency, output format, and OE pin location/ polarity. Specific configurations are factory-programmed at time of shipment, eliminating the long lead times associated with custom oscillators.

Pin Assignments





| Pin # | Descriptions |
|-------|--|
| 1, 2 | Selectable via ordering option OE = Output enable; NC = No connect |
| 3 | GND = Ground |
| 4 | CLK+ = Clock output |
| 5 | CLK- = Complementary clock output |
| 6 | VDD = Power supply |

KEY FEATURES


- Available with any frequency from 0.2 MHz to 800 MHz
- Very low jitter: 125 fs Typ RMS (12 kHz – 20 MHz)
- Excellent PSRR and supply noise immunity: –80 dBc Typ
- 3x tighter stability than SAW oscillators
- 3.3 V, 2.5 V and 1.8 V V_{DD} supply operation from the same part number
- LVPECL, LVDS, CML, HCSL, CMOS, and Dual CMOS output options
- · 3.2×5 mm package footprint
- Any custom frequency available with 1 week lead times

APPLICATIONS

- 100G/400G OTN, coherent optics
- · 10G/40G/100G optical ethernet
- 3G-SDI/12G-SDI/24G-SDI broadcast video
- Datacenter
- · Test and measurement
- · Clock and data recovery
- FPGA/ASIC clocking

1. Ordering Guide

The Si540 XO supports a variety of options including frequency, output format, and OE pin location/polarity, as shown in the chart below. Specific device configurations are programmed into the part at time of shipment, and samples are available in less than two weeks. Silicon Laboratories provides an online part number configuration utility to simplify this process. Refer to www.silabs.com/oscillators to access this tool and for further ordering instructions.



Notes:

- 1. Contact Silicon Labs for non-standard configurations.
- 2. Total stability includes temp stability, initial accuracy, load pulling, VDD variation, and 10 year aging at 70 °C.
- 3. For example: 156.25 MHz = 156M250; 25 MHz = 25M0000. Get custom frequency codes at www.silabs.com/oscillators.

2. Electrical Specifications

Table 2.1. Electrical Specifications

 V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = –40 to 85 °C

| Parameter | Symbol | Test Condition/Comment | Min | Тур | Max | Unit |
|---|--------------------------------|---|------------------------|------|------------------------|-----------------|
| Temperature Range | T _A | | -40 | _ | 85 | °C |
| Frequency Range | F _{CLK} | LVPECL, LVDS, CML | 0.2 | _ | 800 | MHz |
| | | HCSL | 0.2 | _ | 400 | MHz |
| | | CMOS, Dual CMOS | 0.2 | _ | 250 | MHz |
| Supply Voltage | V _{DD} | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| | | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| | | 1.8 V | 1.71 | 1.8 | 1.89 | V |
| Supply Current | I _{DD} | LVPECL (output enabled) | _ | 96 | _ | mA |
| | | LVDS/CML (output enabled) | _ | 85 | _ | mA |
| | | HCSL (output enabled) | _ | 90 | _ | mA |
| | | CMOS (output enabled) | _ | 72 | _ | mA |
| | | Dual CMOS (output enabled) | _ | 82 | _ | mA |
| | | Tristate Hi-Z (output disabled) | _ | 68 | _ | mA |
| Temperature Stability | | Frequency stability Grade A | -20 | _ | 20 | ppm |
| Total Stability ¹ | F _{STAB} | Frequency stability Grade A | -50 | _ | 50 | ppm |
| Rise/Fall Time (20% to 80% V _{DD}) | T _R /T _F | LVPECL/LVDS/CML | _ | _ | 350 | ps |
| | | CMOS / Dual CMOS (C _L = 15 pF) | 0.8 | _ | 2.5 | ns |
| | | HCSL, F _{CLK} >50 MHz | _ | _ | 700 | ps |
| Phase Jitter (RMS), 12 kHz to 20 | фЈ | Differential Formats | _ | 125 | 200 | fs |
| MHz, F _{CLK} ≥ 100 MHz | | CMOS, Dual CMOS | _ | 125 | 300 | fs |
| Duty Cycle | D _C | All formats | 45 | _ | 55 | % |
| Output Enable (OE) ² | V _{IH} | | 0.75 × V _{DD} | _ | _ | V |
| | V _{IL} | | _ | _ | 0.5 | V |
| | T _D | Output Disable Time | _ | _ | 3 | μs |
| | T _E | Output Enable Time | _ | _ | 20 | μs |
| Powerup Time | tosc | Time until output frequency (F _{CLK}) within spec | _ | _ | 10 | ms |
| LVPECL Output Option ³ | V _{OC} | Mid-level | V _{DD} – 1.42 | _ | V _{DD} – 1.25 | V |
| | Vo | Swing (diff) | 1.1 | _ | 1.9 | V _{PP} |
| LVDS Output Option ⁴ | V _{OC} | Mid-level | 1.125 | 1.20 | 1.275 | V |
| | Vo | Swing (diff) | 0.5 | 0.7 | 0.9 | V _{PP} |

| Parameter | Symbol | Test Condition/Comment | Min | Тур | Max | Unit |
|---------------------------------|-----------------|------------------------|------------------------|-----|------------------------|------|
| HCSL Output Option ⁵ | V _{OH} | Output voltage high | TBD | 700 | 850 | mV |
| | V _{OL} | Output voltage low | -150 | 0 | 150 | mV |
| | V _{SE} | Swing (single-ended) | 660 | 700 | 850 | mV |
| | V _C | Crossing voltage | 250 | 350 | 550 | mV |
| CMOS Output Option | V _{OH} | | 0.90 × V _{DD} | _ | _ | V |
| | V _{OL} | | _ | _ | 0.10 × V _{DD} | V |

Notes:

- 1. Total Stability includes ±20 ppm temperature stability, initial accuracy, load pulling, VDD variation, and aging for 10 yrs at 70 °C.
- 2. OE includes a 50 k Ω pull-up to VDD for OE active high. Includes a 50 k Ω pull-down to GND for OE active low.
- 3.50 Ω to V_{DD} 2.0 V.
- 4. R_{term} = 100 Ω (differential).
- 5.50 Ω to GND.

Table 2.2. Environmental Compliance and Package Information

| Parameter | Test Condition |
|----------------------------------|--------------------------|
| Mechanical Shock | MIL-STD-883, Method 2002 |
| Mechanical Vibration | MIL-STD-883, Method 2007 |
| Solderability | MIL-STD-883, Method 2003 |
| Gross and Fine Leak | MIL-STD-883, Method 1014 |
| Resistance to Solder Heat | MIL-STD-883, Method 2036 |
| Moisture Sensitivity Level (MSL) | 1 |
| Contact Pads | Gold over Nickel |

Note:

Table 2.3. Thermal Conditions

| Package | Symbol | Test Condition | Value | Unit |
|---------------------|-----------------|----------------|-------|------|
| | Θ_{JA} | Still air | TBD | °C/W |
| 3.2×5 mm 6-pin CLCC | Θ _{JB} | Still air | TBD | °C/W |
| | Θ _{JC} | Still air | TBD | °C/W |

^{1.} For additional product information not listed in the data sheet (e.g. RoHS Certifications, MDDS data, qualification data, REACH Declarations, ECCN codes, etc.), refer to our "Corporate Request For Information" portal found here: www.silabs.com/support/ quality/Pages/RoHSInformation.aspx.

Table 2.4. Absolute Maximum Ratings¹

| Parameter | Symbol | Rating | Unit |
|---|-------------------|------------------------------|------|
| Maximum Operating Temp. | T _{AMAX} | 95 | °C |
| Storage Temperature | T _S | -55 to 125 | °C |
| Supply Voltage | V _{DD} | -0.5 to 3.8 | °C |
| Input Voltage | V _{IN} | 0.5 to V _{DD} + 0.3 | V |
| ESD HBM (JESD22-A114) | НВМ | 2.0 | kV |
| Solder Temperature ² | T _{PEAK} | 260 | °C |
| Solder Time at T _{PEAK} ² | T _P | 20–40 | sec |

Notes:

- 1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020.

3. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase output signals. This feature enables replacement of multiple XOs with a single Si540 device.




Figure 3.1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs

4. Package Outline

The figure below illustrates the package details for the 3.2×5 mm Si540. The table below lists the values for the dimensions shown in the illustration.




Figure 4.1. Si540 Outline Diagram

Table 4.1. Package Diagram Dimensions (mm)

| Dimension | Min | Nom | Max |
|-----------|------|----------|------|
| A | 1.06 | 1.17 | 1.28 |
| b | 0.54 | 0.64 | 0.74 |
| С | 0.35 | 0.45 | 0.55 |
| D | | 3.20 BSC | |
| D1 | 2.55 | 2.60 | 2.65 |
| е | | 1.27 BSC | |
| E | | 5.00 BSC | |
| E1 | 4.35 | 4.40 | 4.45 |
| Н | 0.45 | 0.55 | 0.65 |
| L | 0.90 | 1.00 | 1.10 |
| L1 | 0.05 | 0.10 | 0.15 |
| р | 1.17 | 1.27 | 1.37 |
| R | | 0.32 REF | |
| aaa | 0.15 | | |
| bbb | 0.15 | | |
| ccc | 0.10 | | |
| ddd | 0.10 | | |
| eee | 0.05 | | |
| NI. d | | | |

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

5. PCB Land Pattern

The figure below illustrates the 3.2×5.0 mm PCB land pattern for the Si540. The table below lists the values for the dimensions shown in the illustration.




Figure 5.1. Si540 PCB Land Pattern

Table 5.1. PCB Land Pattern Dimensions (mm)

| Dimension | (mm) |
|-----------|------|
| C1 | 2.60 |
| E | 1.27 |
| X1 | 0.80 |
| Y1 | 1.70 |

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

Stencil Design

- 6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

6. Top Marking

The figure below illustrates the mark specification for the Si540. The table below lists the line information.




Figure 6.1. Mark Specification

Table 6.1. Si540 Top Mark Description


| Line | Position | Description | |
|------|--------------|---|--|
| 1 | 1–8 | "Si540", xxx = Ordering Option 1, Option 2, Option 3 (e.g. Si540AAA) | |
| 2 | 1–7 | Frequency Code (e.g. 100M000 or 6-digit custom code as described in the Ordering Guide) | |
| 3 | Trace Code | | |
| | Position 1 | Pin 1 orientation mark (dot) | |
| | Position 2 | x = Product Revision (A) | |
| | Position 3–5 | Tiny Trace Code (3 alphanumeric characters per assembly release instructions) | |
| | Position 6–7 | Year (last two digits of the year), to be assigned by assembly site (ex: 2017 = 17) | |
| | Position 8–9 | Calendar Work Week number (1–53), to be assigned by assembly site | |

7. Revision History

7.1 Revision 0.3

April 6, 2017

· Initial release.











Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA