

Controller Area Network Controller (MultiCAN)

XMC1400, XMC4000

About this document

Scope and purpose

The Infineon MultiCAN/MultiCAN+ module contains independently operating CAN nodes with full CAN functionality to meet the ISO11898_1 standard.

This document combines a brief overview of the MultiCAN module in the XMC™ family with a more detailed description of the operation of different features, including:

- FIFO
- Gateway
- Baudrate detection

Note: Depending on the configuration of each microcontroller derivative that includes the MultiCAN/MultiCAN+ module, the number of nodes and message objects might be different.

Applicable products

- XMC™ microcontroller family

References

The example code “AP32300_XMC_MultiCAN(+)_SW” can be downloaded from www.infineon.com/XMC.

For Application Kits and DAVE™, please refer to www.infineon.com/xmc-dev.

Table of contents

About this document	1
1 CAN protocol and the Infineon CAN module.....	3
1.1 Typical CAN node structure	5
1.2 CAN frame format.....	5
1.3 CAN node states	6
2 MultiCAN/MultiCAN+ in the XMC™ family.....	7
2.1 The changes from MultiCAN to MultiCAN+ in XMC™ families.....	8
2.1.1 MultiCAN+ supports different clock sources to the baudrate generator	8
2.1.2 Transmit disable on the CAN node.....	9
2.1.3 Error count mode	9
2.2 MultiCAN structure	9
2.2.1 Node control unit.....	9
2.2.2 The linked list controller.....	11
2.2.3 The interrupt control unit.....	12
2.2.4 Node receive input selection	13
2.2.5 Message controller.....	13
2.2.6 Interfaces and interconnects.....	13
2.2.7 Bit timing	15
2.3 Hardware handling of CAN frame reception and transmission.....	17
2.4 Programming the MultiCAN module	18
2.4.1 Software initialization of MultiCAN	18
2.4.2 Software handling on CAN node.....	19
2.4.3 Software control of a message transfer	20
2.5 MultiCAN special features	24
2.5.1 Loop-back mode	24
2.5.2 CAN analyzer mode.....	24
2.5.3 MultiCAN FIFO.....	24
2.5.4 MultiCAN gateway	26
3 Implementing the example.....	29
3.1 First steps.....	29
3.2 Example_1: standard message object transmission and receive	29
3.3 Example_2: using receive FIFO	29
3.4 Example_3: using transmit FIFO	29
3.5 Example_4: using gateway without FIFO	29
3.6 Example_5: using gateway with FIFO	30
3.7 Example_6: baudrate detection	30
4 DAVE™ and XMC™ Lib	32
4.1 Implementation with XMC™ Lib.....	32
5 Running example code	34
6 Appendix	35
6.1 Kit information	35
Revision History.....	36

1 CAN protocol and the Infineon CAN module

CAN is a multi-master bus system with broadcasting capability. In the CAN protocol, the bus nodes do not have a specific address - instead, the address information is contained in the identifiers of the transmitted messages, indicating the message content and the priority of the message for arbitration.

CAN is a low cost protocol for use in real-time applications requiring a high reliability. Nodes can be easily connected or disconnected without disturbing the communication with the other nodes.

Uses

The CAN bus is most widely used in the automotive and industrial market segments:

- CAN is used in the automotive industry to enable data exchange between ECUs anywhere within the vehicle.
- CAN is used in industrial automation to connect control units, sensors, and actuators. There are several CAN-based high-layer protocols, including DeviceNet, CANopen, and J1939, which are internationally standardized and their networks are used in a wide variety of application fields.
- CAN is used for initialization, program and parameter up-/download, exchange of rated values / actual values, and diagnosis including, for example, end-of-line or on-the-fly software updates.

CAN protocol specification and history

- 2.0 A; specify "Standard CAN" - 11 bit message ID's, total 2048 ID's available
- 2.0 B; specify "Extended CAN" - 29 bit message ID's, more than 536 million ID's available
- ISO11898-1 as successor of 2.0 B
- TTCAN: Time-triggered communication on CAN
- CAN FD integration into ISO11898-1

Table 1 Infineon CAN implementations

Module name	Devices	Nodes	Message objects	FIFO/ Gateway	TTCAN	CAN FD
TwinCAN	XC16x	2	32	yes	-	-
	32 message objects can be individually assigned to one of the two CAN nodes. FIFO participate in a 2, 4, 8, 16, 32 buffer. Analyzer Mode.					
MultiCAN	XC800 XC2000/XE166 XMC4000 TriCore	Max. 8	Max. 256 (flexibly assigned)	yes	on certain devices	-
	Message objects can be individually or dynamically assigned to one of the CAN nodes. FIFO/Gateway buffer size is programmable. Analyzer mode and bit timing mode. The number of nodes, message objects and TTCAN features of the MultiCAN module in each device vary. For details please refer to the appropriate data sheet.					
MultiCAN+	AURIX™ (ISO CAN FD)	Max. 8	Max. 256 (flexibly assigned)	yes	on certain devices	yes
	XMC4700/4800 XMC1400 (no CAN FD)	Max. 8	Max. 256 (flexibly assigned)	yes	-	-

1.1 Typical CAN node structure




Figure 1 Typical CAN node structure

CAN is insensitive to electromagnetic interference. The maximum CAN bus speed is 1 Mbaud, which can be achieved with a bus length of up to 40 meters when using a twisted pair wire.

1.2 CAN frame format




Figure 2 CAN frame formats (data, remote, error, overload frame)

1.3 CAN node states

- Each CAN node can enter one of three error states, depending on the value of their internal error counters:
 - error active
 - error passive
 - bus-off
- Each CAN node implements one receive and one transmit error counter. Counting increments or decrements in accordance with ISO 11898-1.
- The error-active state is the usual state after a reset. The bus node can then receive and transmit messages and transmit active error frames (made of dominant bits) without any restrictions. An 'error-active' node may access the bus as soon as the bus is free.
- In the error-passive state, messages can still be received and transmitted, although, after transmission of a message the node must suspend transmission. It must wait 8 bit times longer than error-active nodes before it may transmit another message. In terms of error signaling, only passive error frames (made of recessive bits) may be transmitted by an error-passive node.
- In the bus-off state it is temporarily impossible for the node to participate in the bus communication. During this state, messages can be neither received nor transmitted.




Figure 3 CAN node states (error active, error passive, bus-off)

2 MultiCAN/MultiCAN+ in the XMC™ family

The MultiCAN/MultiCAN+ module in the XMC4000/XMC1000 family supports the following functionality:

- Compliant with classical CAN as defined in ISO 11898-1
- Baudrate programmable for each node
- FIFO/Gateway functionality
- Acceptance mask filtering for each MO
- Frame counter of each CAN node is selectable for frame count, the time stamp, or the bit-timing mode
- Freely assignable interrupt sources to interrupt nodes. 8 interrupt output lines are available
- Prioritization of message objects by ID or list number

Table 2 XMC™ derivatives with MultiCAN/MultiCAN+ implementation (Refer also to data sheet)

Derivative	Package	Nodes (max.)	Message objects (max.)	f _{CAN} (max. synchronous clock)	Interrupt lines SRx (max.)	Module address space
XMC4500 (MultiCAN)	PG-LFBGA-144 PG-LQFP-144 PG-LQFP-100	3	64	f _{PERIPH} = 120 MHz	Note_A	4801 4000 _H - 4801 7FFF _H
XMC440x (MultiCAN)	PG-LQFP-100 PG-LQFP-64	2	64	f _{PERIPH} = 120 MHz		
XMC4200 XMC4100 (MultiCAN)	PG-LQFP-64 PG-VQFN-48	2	64	f _{PERIPH} = 80 MHz		
XMC4108 (MultiCAN)	PG-LQFP-64 PG-VQFN-48	1	32	f _{PERIPH} = 80 MHz		
XMC4800 XMC4700 (MultiCAN+ no CAN FD)	PG-LFBGA-196 PG-LQFP-144 PG-LQFP-100	6	256	f _{PERIPH} = 144 MHz see Figure 4		
XMC1400 (MultiCAN+ no CAN FD)	PG-VQFN-40/48/64 PG-LQFP-64	2	32	f _{MCLK} = 48 MHz see Figure 4	Note_B	5404 0000 _H - 5404 3FFF _H

Note: *Note_A: XMC4000 family based on ARM® Cortex®-M4 core which NVIC supports total 112 interrupts with programmable priority level of 0..63.
CAN.SR0..SR7 is connected to NVIC unit (IRQ number 76...83)
SR0..SR4: for DMA service*

Note: *Note_B: XMC1000 family based on ARM® Cortex®-M0 core which NVIC supports total 32 interrupts with programmable priority level of 0..3.
CAN.SR0..SR3 is connected to NVIC source selection unit (details about IRQ number assignment for MultiCAN+ interrupt line please refer to the appropriate reference manual)*

2.1 The changes from MultiCAN to MultiCAN+ in XMC™ families

2.1.1 MultiCAN+ supports different clock sources to the baudrate generator

The clock input for the MultiCAN module is described in detail in section 2.2.6. The clock input of MultiCAN is driven only from the synchronous clock source (f_{PERIPH}).

MultiCAN+ supports additional asynchronous clock sources for baudrate generation.




Figure 4 MultiCAN+ clock source selection

This feature is selected via CAN_MCR.CLKSEL. After a power-on reset the clock (f_{CLC}) for MultiCAN+ logic is disabled. Therefore, to select an asynchronous clock input for baudrate generation the synchronous clock f_{CLC} must be previously switched on. To receive the same clock source as the one on the MultiCAN controller CLKSEL has to be programmed to 0001_B.

Note: Write access to the lowest byte of the MCR register is only available if the CCE bits of all CAN nodes are set (NCRx.CCE bits).

2.1.2 Transmit disable on the CAN node

A new 'rw' bit (TXDIS) is implemented in register CAN_NCRx (see section 2.2.1) of the XMC™ family's MultiCAN+ module. Setting this bit stops the transmit activity of this node without affecting reception when bus-idle is reached. The 'ready available' bit CANDIS completely disables the node for transmission as well as reception.

2.1.3 Error count mode

In MultiCAN each node is equipped with a frame counter with selectable modes (see section 2.4.2). MultiCAN+ provides a new "error count mode". In this mode the frame counter is used for counting when an error frame is received or an error is detected by the node. For details regarding register configuration please see section 2.4.2.

2.2 MultiCAN structure

2.2.1 Node control unit

Each CAN node consists of several sub-units:

- Bit stream processor
 - Performs data, remote, error, and overload frame processing according to the ISO 11898 standard
 - Checks bus-idle, adds SOF and EOF, controls the CRC generation and arbitration procedure, and monitors the ACK slot. If an error mismatch is detected an error event is generated in register NSRx.
- Error handling unit
 - Performs Tx/Rx error counting and sets node into an error-active/-passive and bus-off state according to the ISO 11898 standard
- Bit timing unit
 - Baudrate detection and resynchronization
- Node control bits
 - Enable/disable CAN transfer on this node
- Interrupt control unit
 - Node-specific events

Node control register NCRx

- INIT ('wrh')
 - Set by hardware when the CAN node enters the bus-off state
 - Cleared by software to enable the participation of the node in the CAN traffic
- CCE (Configuration Change Enable)
 - Register NBCTRx, NECNTx, and NPCRx can only be written to when CCE=1

Note: A new 'rw' bit (TXDIS) is implemented in the register CAN_NCRx in MultiCAN+, see section 2.1.2.

Node status register NSRx

- ALERT (alert warning). An ALERT is set when there is:
 - a change to bit NSRx.BOFF
 - a change to bit NSRx.EWRN

- a list length error, which also sets bit NSRx.LLE
- a list object error, which also sets bit NSRx.LOE

Note: *FlagALERT must be reset by software (write 0).*

- EWRN and BOFF (Bus-off)
 - Both are 'rh' bits
 - They are updated by hardware




Figure 5 Status flags changing of MultiCAN register NSR

Bus-off state and INIT state

In accordance with the CAN specification, in MultiCAN the bus-off state is activated if the transmit error counter equals or exceeds the bus-off limit of 256. This state is reported by flag BOFF.

The “Bus-off recovery sequence” is started automatically when the CAN mode is in the bus-off state. Figure 5 shows CAN node states changing in MultiCAN.

- During the bus-off state, all control and message object registers hold their current values and the error counters are reset
- 128 bus-idle events (11 consecutive ‘recessive’ bits) have to be detected, before the synchronization sequence can be initiated. The monitoring of the bus-idle events is started by hardware immediately after entering the bus-off state. The already-detected bus-idle events are counted and indicated by the receive error counter. After completion of the bus-off recovery sequence, the MultiCAN clears the bit BOFF, while INIT and ALERT will remain set.
- After 128 bus-idle events the INIT bit will be tested by hardware
 - If INIT is still set, the affected CAN node controller waits until INIT is cleared and at least one bus-idle event is detected on the CAN bus, before the node takes part in CAN traffic again; for example MultiCAN enters a 'power-on' state
 - If INIT has already been cleared (software has reset INIT during or after the recovery phase), the message transfer between the affected CAN node controller and its associated CAN bus is immediately enabled; for example MultiCAN enters an 'idle' state

2.2.2 The linked list controller

The message objects are organized in double-chained lists and benefit from a flexible allocation of message objects for their CAN node.




Figure 6 The linked list

- FIFO and gateway message objects are based on a list structure
- After reset, all message objects are on the list (list 0) of unallocated elements
- After each write operation the bit PANCTR.BUSY must be checked in order to ensure correct list pointers in each message object

2.2.3 The interrupt control unit

The ICU controls the interrupt generation for different conditions. There are 140 hardware interrupt events.

- CAN node interrupts
 - Each CAN node has 4 interrupt sources (alert, last error, Tx/Rx ok, CFC overflow)
- Message object interrupts
 - Each message object has 2 interrupt sources (TxOk and RxOk)

MultiCAN contains 8 interrupt output lines (INT_00...7), which are assigned to the NVIC (CAN.SR0...SR7).

Table 3 MultiCAN interrupts

Flag	Enabled by	SRx selected by	Flag to be cleared by software	Indication
CAN node				
NSRx.TXOK	NCRx.TRIE	NIPRx.TRINP	NSRx.TXOK=0	Frame has been transmitted on the CAN node
NSRx.RXOK	NCRx.TRIE	NIPRx.TRINP	NSRx.RXOK=0	Frame has been successfully understood by the CAN node
NSRx.ALERT	NCRx.ALIE	NIPRx.ALINP	NSRx.ALERT=0	Alert warning
NSRx.BoFF	-	-	only by HW	
NSRx.EWRN	-	-	only by HW	Rx/Tx level limit error
NSRx.LLE	-	-	NSRx.LLE=0	List length error
NSRx.LOE	-	-	NSRx.LOE=0	List object error
SRx.LEC	NCRx.LECIE	NIPRx.LECINP	Only by HW. Any write to LEC will result in a 0x7	Last error code change has been updated.
NFCRx.CFCOV	NFCRx.CFCIE	NIPRx.CFCINP	NFCRx.CFCOV=0	Frame counter overflow interrupt. CAN frame counter mode: Frame count mode. Time stamp mode. Bit timing mode. Error count mode (new in MultiCAN+, section 2.1.3)
Message Object				
MOSTATn.RXPND	MOFCRn.RXIE	MOIPRn.RXINP	MOCTRn=0x1	Frame has been received in the MO
MOSTATn.TXPND	MOFCRn.TXIE	MOIPRn.TXINP	MOCTRn=0x2	Frame has been transmitted from the MO

2.2.4 Node receive input selection

The MultiCAN module contains a switch in order to select different node receive / input lines via the Node Port Control Register NPCRx. The selected input signal for each CAN node is made available by its internal signal CANxINS, which is connected to other peripherals.

- Select the input line via bit field NPCRx.RXSEL
- LBM=1: loop-back mode
- The internal signal CANxINS is connected to other peripherals (USIC), but it cannot trigger ERU directly

Note: In the XMC4000 family the internal signal CANxINS can not trigger ERU directly. Instead, the defined CAN input pin triggers ERU directly.




Figure 7 Node input control registers

2.2.5 Message controller

The message controller handles CAN frames between the node and the message RAM. It performs the following functions:

- Receive acceptance filtering for storing the CAN frame received on the node into the message object
- Transmit acceptance filtering for detection and prioritization of the message object to be transmitted
- FIFO and gateway functionality

2.2.6 Interfaces and interconnects

The MultiCAN module interfaces with the clock, port, and interrupt/DMA connections are described here.

Clock input

Clock f_{PERIPH} from the XMC4000 Clock Control Unit (CCU) is used as the MultiCAN module clock input. In the XMC4000 family all peripherals can be individually controlled via the registers PRSETx/PRCLR_x.

After power-on-reset, a MultiCAN module clocked with f_{PERIPH} will remain in a reset state. To release MultiCAN from reset, PRCLR1.MCAN0RS must be set to 1.

f_{CLC} is used for internal logic and register operation.

f_{CAN} is used for baudrate generation.

In order to get a maximum of accesses to the MultiCAN module the $f_{\text{CLC}} = f_{\text{PERIPH}}$ should use the maximum f_{PLL} .

Note: Clock Interface of MultiCAN+ see please section 2.1.1




Figure 8 MultiCAN clock generation

Interrupt trigger (to DMA, to other peripherals, to Interrupt Control Unit)

- MultiCAN module interrupt lines CAN.SR0 ... SR7 connect to NVIC unit (IRQ number 76...83).
 - CAN.SR0 through to SR3 can be used for DMA service.
- The interrupt priority level and enable/disable are controlled by the NVIC unit in the XMC family.

Note: For interrupt interface of MultiCAN/MultiCAN+ in different XMC4000/XMC1000 family devices please see [“Interrupt subsystems”](#)

Port pin and I/O lines control

The interconnections between the MultiCAN and the port I/O port lines are controlled in the port logic.

For each CAN node, its input receive pin, selected via NPCRx.RXSEL should be initialized as a “direct input” with Pn_IOCRy.PCx=00000_B to receive the CAN frame, while the transmit output pin must be configured as an alternate output pin by Pn_IOCRy.PCx=100xx_B in a push-pull driven mode.

In the XMC4000, up to 4 alternate output functions (ALT1/2/3/4) can be mapped to a single port pin. Usually the MultiCAN transmit output pin uses ALT1/2. (Please refer to the appropriate Reference Manual or Data Sheet).

Note: In XMC1000 family up to 9 alternate output functions (ALT1...9) can be mapped to a single port pin. For details please refer to the appropriate Reference Manual.

2.2.7 Bit timing

In the ISO 11898-1 classical CAN part, one CAN bit time is sub-divided into 4 segments and contains 8-25 time quanta t_q .

- Synchronization segment ($T_{\text{Sync}} = 1 \times t_q$)
 - Used to synchronize the various CAN nodes on the bus, an edge is expected within this segment
- Propagation time segment ($T_{\text{Prop}} = 1 \dots 8 \times t_q$)
 - Used to compensate for signal delays of the actual network
- Phase buffer segment ($T_{b1} = 1 \dots 8 \times t_q$)
 - Used to compensate for a mismatch between transmitter and receiver clock phases detected in T_{Sync}
 - It may be lengthened by re-synchronization
- Phase buffer segment ($T_{b2} = 1 \dots T_{b1}$):
 - Same as T_{b1}
 - It may be shortened by re-synchronization

The lengthening and shortening amount of T_{b1} and T_{b2} is determined by the maximum value given by the SJW.




Figure 9 MultiCAN bit timing

The bit rate, the sample point, and SJW are user programmable in MultiCAN.

- CAN bit time
 - This is sub-divided into the three, non-overlapping segments T_{Sync} , T_{Seg1} and T_{Seg2}
 - T_{Prop} and T_{b1} are summed up to T_{Seg1}
 - $t_q = (\text{BRP} + 1) / f_{\text{CAN}}$ (if $\text{DIV8}=0$) or $8 \times (\text{BRP} + 1) / f_{\text{CAN}}$ (if $\text{DIV8}=1$)
 - $T_{\text{Sync}} = 1 \times t_q$
 - $T_{\text{Seg1}} = (\text{TSEG1} + 1) \times t_q$
 - $T_{\text{Seg2}} = (\text{TSEG2} + 1) \times t_q$
 - Bit time = $T_{\text{Sync}} + T_{\text{Seg1}} + T_{\text{Seg2}}$
 - Sample point = $(T_{\text{Sync}} + T_{\text{Seg1}}) / \text{Bit time}$
- The sample point is an important parameter
 - Choosing a later sample point in the bit period results in more tolerance with respect to propagation delay and therefore greater bus length. Conversely, choosing a sample point closer to the mid-point of the bit period will allow a greater oscillator tolerance for each node in the system.
 - Obviously a large allowable oscillator tolerance and a long bus length are conflicting goals, which can only be accomplished through optimization of the bit timing parameters. A good general rule is to set the sample point to about 80% of the bit timing.
- The control register BTR is used to set up the bit timing parameters
 - Number of time quanta for SJW (N_{Tsjw}): $1 \leq N_{\text{Tsjw}} \leq 4$ and $N_{\text{Tsjw}} \leq N_{\text{Tseg2}}$

On the internet you can find possible MultiCAN register values for CAN bit rates (see [CAN Bit Time Calculation](#)). The next table gives some typical bit timing parameters.

Table 4 MultiCAN bit time settings (SJW=1, SP=80%)

Baudrate	fsys	BRP	N_{tq} (8..25)	$N_{Tseg1} = 1 + (1 + \text{TSEG1})$ (3..16)	$N_{Tseg2} = (1 + \text{TSEG2})$ (2..8)	NBTR
1000	120	6	20	1+15	4	0x3E06
		8	15	1+11	3	0x2A07
		10	10	1+7	2	0x160B
500	120	12	20	1+15	4	0x3E0B
		16	15	1+11	3	0x2A0F
		24	10	1+7	2	0x1617

2.3 Hardware handling of CAN frame reception and transmission

The following figure illustrates the MultiCAN hardware handling of a CAN frame reception and a CAN frame transmission.




Figure 10 CAN frame reception and transmission by the MultiCAN node

Transmission process

The transmission process of a message object (DIR='1' or DIR='0') starts after winning the transmit acceptance filtering.

A message object with the following settings wins an 'effective transmit request':

- MSGVAL='1'
- TXEN0='1'
- TXEN1='1'
- TXRQ='1'
- PRI != '0'

A trigger transmission request in a transmit message object (DIR='1') generates a data frame.

A trigger transmission request in a receive message object (DIR='0') generates a remote frame.

Reception process

The reception process of a message object (DIR='0' or DIR='1') starts after winning the receive acceptance filtering.

A message object is qualified for reception of a frame if the following conditions are fulfilled:

- MSGVAL = '1'
- RXEN = '1'
- DIR='1' accepts only remote frame; DIR='0' accepts only data frame
- MIDE='0' accepts both 11_IDs and 29_IDs; MIDE = '1' accepts only its specified IDs via MOARn.IDE
- The ID of the message object matches the received ID through the acceptance mask (MOAMRn.AM)
- PRI != '0'

Incoming remote frames are stored in a corresponding transmit message object (DIR='1').

Arriving data frames are saved in a matching receive message object (DIR='0').

Resolution of multiple message objects

If several message objects assigned on the CAN node meet the conditions above, the message object with the highest PRI wins the transmit/receive acceptance filtering.

2.4 Programming the MultiCAN module

This section explains how to program the MultiCAN module for some typical use cases.

The following software tasks are processed in the CAN application:

- Configuration of CAN node
- Allocate message objects via list commands
- Initialization of associated message objects
- Controlling a message transfer
- CAN error monitoring and restarting the CAN module

2.4.1 Software initialization of MultiCAN

The initialization routine should process the following tasks:

- Enable clock for MultiCAN module (see [Figure 9](#))
 - Release the MultiCAN clock gating via clear register bit CGATCLR1.MCAN0 (not in XMC4500)
 - Release the MultiCAN peripheral via clear register bit PRCLR1.MCAN0RS
 - Switch clock f_{CLC} on via clear register bit CAN_CLC.DISR and wait until flag CAN_CLC.DISS = 0, which indicates the MultiCAN has been enabled
 - Configure the module clock f_{CAN} via register FDR for the bit timing configuration

Note:

1. Two modes, normal divider mode and fractional divider mode, can be used via CAN_FDRx.DM. In general the fractional divider mode provides the average output clock frequency with a simulated higher accuracy than the normal divider mode, but f_{FD} can have a maximum period jitter of one f_{PERIPH} period. It is NOT advised to use the fractional divider mode. If the fractional divider is used, one f_{PERIPH} cycle has to be added to the jitter calculation.

2. *After the clock has been switched on, the CAN RAM is automatically initialized. The end of this CAN RAM initialization is indicated by bit PANCTR.BUSY becoming inactive. Due to synchronization effects, it is advised to read back the previous register write (FDR), so that the BUSY bit is polled, when it has already been set the first time.*

- Configuration of CAN nodes
 - Set bit CAN_NCRx.CCE and INIT to active configuration mode of the CAN node without participation in the CAN traffic. Configuration Mode is activated when bit NCRx.CCE is set to 1.
 - Write CAN_NBTR for CAN baudrate configuration
 - Select CAN input pin or loopback mode via CAN_NPCR_x
 - Interrupts and special node frame nodes can optionally be initialized via CAN_NIPRx and CAN_NFCRx
- Initialization of message objects
 - Allocate message objects to the corresponding CAN node via register CAN_PANCTR
 - Define and configure message objects for different tasks via register MOCTR_n (DIR='1' or '0')
 - Program message objects identifier (MOAR_n) and acceptance mask for filtering (MOAMR_n)
 - Initialize data length code (MOFCR_n.DLC) and data value TX message object
 - Enable interrupt for message object transmission and reception via register MOFCR_n
- Initialize interfaces of MultiCAN, such as port pins for alternate function and interrupts, using CMSIS functions
- Set bit CCE to protect against unintended modification. Reset bit INIT to enable the participation of the CAN node in the CAN traffic.

2.4.2 Software handling on CAN node

The software can use the bit TXOK/RXOK and all error flags for evaluation of the node status.

In MultiCAN each node is equipped with a frame counter with the following selectable modes:

- Frame count mode
 - The default setting is that frame counter NFCRx. CFC is incremented upon reception/transmission of defined frames (depending of NFCRx.CFSEL).
- Bit timing mode
 - CFC is used for analysis of the bit timing. Together with the CAN analyzer this feature is used for baudrate detection. Example code is provided (see [Example_6: baudrate detection](#)).
- Time-stamp mode
 - CFC is used to count bit times. The frame counter is continuously incremented (internally) with the beginning of a new bit time. Its value is permanently sampled in the NFCRx. CFC field while the bus is idle. The value sampled just before the SOF bit of a new frame is detected is written to the corresponding message object. When the treatment of a message object is finished, the sampling continues.
- Error count mode
 - CFC is incremented when an error frame has been received or a selected error type is detected by the node.

Table 5 Frame counter modes

Mode (NFCRx.CFMODE)	Flag NFCRx.CFCOV generated by	Function selection NFCRx.CFSEL	Interrupt SRx	Frame count value NFCRx.CFC
00 _B : Frame count mode	Transition from 0xFFFF to 0x0000	Selectable: xx1 _B /x1x _B /1xx _B	Selectable: SR0...SR7	Frame count value
01 _B : Time stamp mode	Transition from 0xFFFF to 0x0000	Only 000 _B	Selectable: SR0...SR7	Captured bit time count value
10 _B : Bit time mode	Update event of CFC	Selectable xxx _B , e.g. 000 _B : baudrate detection	Fixed on SRx, where x is the CAN node number	f _{CLC} clock cycles
11 _B : Error count mode (only in MultiCAN+)	Transition from 0xFFFF to 0x0000	001 _B : stuff error 010 _B : form error 011 _B : ACK error 100 _B : bit1 error 101 _B : bit0 error 110 _B : CRC error	Selectable: SR0...SR7	The total amount of error frames received or error detected by the node.

2.4.3 Software control of a message transfer

Table 2 lists the maximum number of message objects in XMC4000 derivatives and the message objects that can be set up for transmit or receive operations according to the selected value for control bit DIR.

- TX message object (DIR=1); Set for data frames transmission and for remote frames reception
- RX message object (DIR=0); Set for data frames reception and for remote frames transmission

Note: To enable CAN (data or remote) frame reception, bit RXEN must be set. For example, if RXEN='0' in a TX message object (DIR='1') then a remote frame from CAN bus cannot be stored in this object.

Software handling of a transmit message object

Figure 11 demonstrates the software handling of a transmit (TX) message object (DIR='1').

If automatic handling is requested, bit TXEN0 must be initialized with '1'.

Together with TXEN1=1, the data transmission is started when flag TXRQ has been set by the hardware because a received remote frame has a matching identifier.

Software handling of a receive message object

Figure 12 demonstrates the software handling of a receive (RX) message object (DIR='0').

RXEN must be set in a RX message object to enable receive data frame.

The reception of a data frame by hardware is indicated by NEWDAT='1' and RXPND='1'.

Software processing of a received data frame should start by clearing NEWDAT and RXPND, after scanning MSGST. In an overwrite situation, the received information should be copied to an application data buffer in order to release the message object for a new data frame.

Finally, NEWDAT and RXUPD should be checked again to ensure that the processing was based on a consistent set of data and not on a part of the new message.

The software initialization or reconfiguration of the message object properties always starts with disabling via MSGVAL='reset'. After reconfiguration to activate the message object, bit MSGVAL must be reset using RTSEL.

Bits TXEN0 and TXEN1 are software control bits used for different tasks:

- Bit TXEN0 is defined for software control of the CAN frame trigger. For example:
 - If a remote frame has been received in a TX message object, the send request TXRQ is set by hardware automatically. When TXEN0=0 the transmission of a data frame from this TX message object is suspended until it is re-enabled by software by setting TXEN0.
 - In the gateway structure, TXRQ is set in the destination object by hardware automatically when bit GDFS = '1' in the source object is initialized
- Bit TXEN1 is defined to select the active TX message object in TxFIFO structure. TXEN1 with value '1' moves along the TxFIFO structure as a token by hardware automatically




Figure 11 Software handling of a TX message object (DIR='1')




Figure 12 Software handling of a RX message object (DIR='0')

2.5 MultiCAN special features

2.5.1 Loop-back mode

Loop-back mode is used for internal testing.

In this mode the software driver can be developed and tested without being connected to a CAN bus system, or safety tests can be run without being visible to the outside.

2.5.2 CAN analyzer mode

This mode is used for baudrate detection (see [Example_6: baudrate detection](#)). The hardware setting and software initialization are the same as in a normal CAN system.

Bit CAN_NCRx.CALM must be set to activate the analyzer mode.

In analyzer mode, data and remote frames are monitored without an active participation in any CAN transfer (the CAN transmit pin is held on recessive level).

In this mode the data and remote frame can still be received and stored in the corresponding message object, and interrupts are also generated, when this CAN frame is acknowledged by at least one other CAN node.

2.5.3 MultiCAN FIFO

MultiCAN FIFO is based on the list structure; i.e. FIFO size is up to the maximum available message objects (64 message objects in XMC4500 device).

As with the standard TX/RX message object, all FIFO elements must be assigned to the CAN node via panel commands first. After assignment, all FIFO objects are chained together in a list structure; each element has its previous (PPREV) and next (PNEXT) message object.

A FIFO structure can have only one base object and several slave objects. The base object defines the FIFO size with the point TOP and BOT, and additionally the CUR points to the active object for the next process.

Software programming for TxFIFO structure

In the TxFIFO structure the base and slave objects can be initialized with different IDs (including mask register) and data contents. Each element is active for qualification in transmit acceptance filtering.

The right-hand side of [Figure 13](#) shows the FIFO structure in one common list and the initialization of TxFIFO message objects:

- Allocate FIFO elements in a common list.
- Configure TxFIFO base object and TxFIFO slave objects
- Set in all message objects except the CUR pointed object:
 - TXEN1=0
- Set in all message objects:
 - TXRQ=0 if an automatic transmit process through TxFIFO via only one trigger request in the base object is requested

After the initialization routine, test software sets TXRQ in CUR pointed object.

The data frame information stored in this object will be sent on the CAN bus via token TXEN1, through all TxFIFO elements.

In this example CUR moves MO8 → MO9 → MO10 → MO11 → MO8...

Additionally, by initialization with the point SEL= MO8 in the base object, the FIFO overflow interrupt is generated if CUR becomes equal to SEL; i.e. MO8...MO11 have finished their data frame transmission.

Note: For the Tx FIFO structure the FIFO overflow interrupt is shared with the receive interrupt. In the example above it triggers the MO8 receive interrupt.




Figure 13 MultiCAN FIFO in one common list

Software programming for Rx FIFO structure

In the Rx FIFO structure:

- The base object is specified with MMC=0001_B
- The message object with MMC = 0000_B is implicitly assumed for the slave object; i.e. slave objects perform a standard RX message object delivery. This property creates an Rx FIFO structure to store CAN frames with different IDs.

Note: In order to avoid direct reception of a message by a slave message object, as if it was an independent message object and not a part of a FIFO, the bit *RXEN* of each slave object must be cleared. In this case only the base object is active to qualify in receive acceptance filtering.

The left-hand side of [Figure 12](#) shows the FIFO structure in one common list and initialization of RxFIFO message objects:

- Allocate FIFO elements in a common list
- Configure the RxFIFO base object and the RxFIFO slave object

Note: *TXEN0* and *TXEN1* have to be considered only when RxFIFO is used for transmitting remote frames.

In this example all received data frames with a matching identifier specified in MO8 (via MOARn and MOAMR) are stored in the RxFIFO buffer.

The CUR moves MO8 → MO9 → MO10 → MO11 → MO8...

Additionally, by initialization with the point SEL= MO8 in the base object, the RxFIFO interrupt is generated if CUR becomes equal to SEL; i.e. MO8...MO11 has been filled.

Note: For the RxFIFO structure the FIFO overflow interrupt is shared with the transmit interrupt. In the example above, it triggers the MO8 transmit interrupt.

2.5.4 MultiCAN gateway

The gateway feature allows an automatic CAN frame rerouting between two independent CAN buses without CPU interaction.

The gateway in MultiCAN operates on the message object level; i.e. CAN frame information can be modified including its identifier, baudrate, and data information for example, during transfer between two CAN bus systems.

As with the FIFO, the gateway structure in MultiCAN is realized by the list structure. A message object in the Gateway structure is named 'Gateway Source Object' and 'Gateway Destination Object'.

The 'Gateway Source Object' behaves as a standard message object with the following additional, selectable actions:

Table 6 MultiCAN gateway feature (configured by the Gateway Source Object)

Source object	Destination object
MOFCR _{source} .IDC = '1'	MOAR _{destination} updated with MOAR _{source}
MOFCR _{source} .DLCC = '1'	MOFCR _{destination} .DLC updated with MOFCR _{source} .DLC
MOFCR _{source} .DATC = '1'	MODATAH/L _{destination} copied from MODATAH/L _{source}
MOFCR _{source} .GDFS = '1'	TXRQ is set in the 'destination object'

Note: The actual destination object is activated by CUR point of the source object.

Use case 1:

- Gateway Source Object: DIR='0' and Gateway Destination Object: DIR='1'
- Data frame reception on source object side and transfer through gateway to destination side
- [Figure 14](#) shows gateway use case for data frame reception.

Use case 2:

- Gateway Source Object: DIR='1' and Gateway Destination Object: DIR='0'
- **Remote** frame reception on source object side and transfer through gateway to destination side

Note: In the gateway structure the 'Gateway Source Object' and 'Gateway Destination Object' must be assigned to two different CAN nodes.

MMC=0100_B specifies the 'Gateway Source Object'.

As with the base object in FIFO structure, the 'Gateway Source Object' configures the gateway destination structure via TOP, BOT, and CUR. The gateway destination structure may contain a single message object or a FIFO structure.

Initialization of gateway message objects

- Allocate the Gateway Source Object and the Gateway Destination Objects in separate lists.
- Configure Gateway Source Object (DIR='0') and parameters (IDC, DLCC, DATC, GDFS).
- Configure Gateway Destination Objects (DIR='1').
 - Single Gateway Destination Object with MOFCRn.MMC = '0000_B'.
 - Gateway Destination Objects in TxFIFO (TxFIFO base object + Tx FIFO slave objects).

Note:

1. Clear *RXEN* bit in the Gateway Destination Objects in order to avoid direct remote frame receive.
2. Clear *NEWDAT* and *TXRQ* in the Gateway Destination Objects in order to avoid conflict with trigger signal from the Gateway Source Object.




Figure 14 MultiCAN gateway

3 Implementing the example

All example code ('..\Examples_MultiCAN_XMCnoDAVECode\SourceCode\') supplied with this document can be integrated directly in compiler tools and run on XMC4200, XMC4400, XMC4500 kit with MultiCAN module.

Infineon provides freeware tool [DAVE™](#), which integrates code generation, flash programming and debugging.

3.1 First steps

- Create a new “simple main project” in the DAVE™ tool
- Copy the example *.h and *.c files into the project directory.
- Select macro definition in main.h for one of XMC4200, XMC4400, XMC4500 kit.

3.2 Example_1: standard message object transmission and receive

- Initialization:
 - CAN_node0: MO8: TX message object (RXEN=1: receive remote frame).
 - CAN_node1: MO16: RX message object.
- Test_1: set trigger TXRQ (with TXEN0=1 and TXEN1=1) in MO8 to send data frame.
- Test_2: set trigger TXRQ (with TXEN0=1 and TXEN1=1) in MO16 to send remote frame.

3.3 Example_2: using receive FIFO

- Initialization:
 - CAN_node0: MO16...MO19 RxFIFO structure within MO16 = RxFIFO base object for store data frame.
 - CAN_node1: MO8: TX message object.
- Test: load transmission data in MO8 and trigger send request afterwards for several times, and check the received data in RxFIFO message objects.

3.4 Example_3: using transmit FIFO

- Initialization:
 - CAN_node0: MO8...MO11 TxFIFO within MO8 = TxFIFO base object. Each object has different 11bit_IDs, DLC and data information, and prepared as before.
 - CAN_node1: MO16...MO19 RxFIFO structure within MO16=RxFIFO base object.
- Test: in this test TXRQ is set in MO9...MO11 during initialization routine so that all four data frames from TxFIFO are transmitted by single trigger request in MO8 automatically.

3.5 Example_4: using gateway without FIFO

Data frames with 11bit_ID=0x444 are received on CAN_node2 and transmitted on CAN_node1 with modification of ID=0x777 via the Gateway feature.

- Initialization:
 - CAN_node0: MO10: Gateway Source Object with ID=0x444 and DATC=1, DLCC=1, IDC=0, GDFS=1(copy data bytes including DLC and set TXRQ).
 - CAN_node1: MO20: Gateway Destination Object with 11bit_ID=0x777 (TXEN0=1, TXEN1=1 for automatic trigger if data frame forwarded from source side).
 - CAN_node2: test object MO50 (DIR=1, ID=0x444) and MO51 (DIR=0, ID=0x777).

Implementing the example

- Test: data frames with 11bit_ID=0x444 are created for MO10 on the bus (connected on CAN_node2). It will be forwarded to MO20 (gateway destination side) and transmitted on CAN_node1 automatically without any software control.

Note:

1. CAN_node2 with MO50, MO51 is defined here for a simple test of the gateway function in loop-back mode, because on the XMC4000 kit only the CAN_TX/_RX pin of CAN_node2 are available.
2. Because this example code uses loop-back mode, all RX message objects have dedicated IDs (with acceptance mask on) in order to avoid endless transmit due to unintended message object storage.

3.6 Example_5: using gateway with FIFO

Data frames with 11bit_ID=0x444 are received on CAN_node2 and transmitted on CAN_node1 with modification of ID=0x777 via the gateway feature.

- Initialization:
 - CAN_node0: MO10 Gateway Source Object with ID=0x444 and DATC=1, DLCC=1, IDC=0, GDFS=0 (copy data bytes including DLC, but do not set TXRQ).
 - CAN_node1: MO20/MO21 Gateway Destination Objects in FIFO structure with ID=0x777 (TXEN0=0 in MO2/MO21: Sending on Destination side is controlled by software).
 - CAN_node2: test objects MO50 (DIR=1, ID=0x444) and MO51 (DIR=0, ID=0x777).
- Test: data frames with 11bit_ID=0x444 are created for MO10 on the bus (connected on CAN_node2). The software checks information in MO20/MO21 (gateway destination side). At the end the data frame in MO20/MO21 is sent out on the bus (connected on CAN_node1) and via set TXEN0 in MO20/MO21.

3.7 Example_6: baudrate detection

In some applications it is necessary to detect the baudrate without any influence on the bus. The MultiCAN analyzer can be used to monitor bus transfer without any activity on the bus itself.

The main point of baudrate detection is to detect the minimum time (one bit '0' and one bit '1') of a whole CAN frame. This requires a specific ID or data field (byte 0x55) from the active CAN node.

The bit timing frame mode is implemented in MultiCAN. In setting NCRn.CFMODE=10_B with NFCRn.CFCSEL=000_B, the clock cycles of f_{CAN} counts up at the dominant edge monitored on the CAN receive input line, and is then stored in the NFCRn.CFC.




Figure 15 Baudrate detection

Implementing the example

In this example the minimum duration is calculated after 200 samples. The recorded minimum value is used for the baudrate calculation.

One CAN bit must be from 8 to 25 time quanta. In test software, typical values for the bit timing setting (register BTR.TSEG1, TSEG2 for 8...25 t_q) are predefined and used for searching a suitable BTR parameter.

Due to PLL jitter, in this test the MultiCAN clock links directly to the external oscillator clock ($f_{osc}=12$ MHz).

The following table shows register BTR settings inside MultiCAN module when baudrate has been detected in test.

Table 7 The BTR value in XMC4000/XMC1400 by testing

CAN frame with baudrate from host CAN (e.g. CANalyzer)	BTR value (with $f_{CAN} = 12$ MHz) XMC4000 kits	BTR value (with $f_{CAN} = 20$ MHz) XMC1400 kit
1000K	0x27C0	0x3EC0
500K	0x6FC0	0x3EC1
250K	0x6FC1	0x3EC3
125K	0x6FC3	0x3EC7
100K	0x6FC4	0x4FC8

4 DAVE™ and XMC™ Lib

All example code supplied with this document is created in DAVE™ (Version 4) by using XMC™ Lib. You will find information about using the MultiCAN XMC™ Lib in the source code.

Under directory '..\Examples_MultiCAN(+)_XMCLib\' there are examples for the XMC4500 series with the MultiCAN module and for the XMC1400 & XMC4800 series with the MultiCAN+ module.

4.1 Implementation with XMC™ Lib

This section will provide a guide to set up a basic project for CAN communication using the Infineon XMC™ Lib.

Definition and configuration:

- Global CAN frequency definition:

```
#define CAN_FREQUENCY_120 120000000
```

- CAN bit timing configuration:

```
XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t CanBaud_cfg=
{
    .can_frequency = CAN_FREQUENCY_120, // fCAN=120MHz
    .baudrate = (1000 * 1000),           // baudrate=1000K
    .sample_point = (80 * 100),          // Sample point=80%
    .sjw = 2                             // SJW=1+1
};
```

- User CAN message object definition:

```
XMC_CAN_MO_t userSW1_MO8_Tx = {
    .can_mo_type      = XMC_CAN_MO_TYPE_TRANSMGOBJ,
    .can_id_mode      = XMC_CAN_FRAME_TYPE_STANDARD_11BITS,
    .can_priority     = XMC_CAN_ARBITRATION_MODE_ORDER_BASED_PRIO_1,
    .can_identifier    = (uint32_t)0x111,
    .can_id_mask       = (uint32_t)0x7ff,
    .can_ide_mask      = 1U,
    .can_mo_ptr        = (CAN_MO_TypeDef*)CAN_MO8,
    .can_data_length  = (uint8_t)8,
    .can_data[1]       = 0x88888888,
    .can_data[0]       = 0x88888888
};
```

Initialization:

- Global initialization:

```
// release MultiCAN module via PRSTAT1,
// Configuration of CAN clock:
```



```
// registers: CAN->CLC and CAN->FDR, fcan=120Mhz
```

```
XMC_CAN_Init((CAN_GLOBAL_TypeDef*)CAN, CAN_FREQUENCY_120);
```

- CAN node initialization:

```
// CAN node configuration and message object configuration
```

```
XMC_CAN_NODE_NominalBitTimeConfigure(CAN_NODE2, &CanBaud_cfg);
```

```
XMC_CAN_NODE_EnableConfigurationChange(CAN_NODE2);
```

```
XMC_CAN_NODE_EnableLoopBack(CAN_NODE2);
```

```
XMC_CAN_NODE_DisableConfigurationChange(CAN_NODE2);
```

- Initialization Message object initialization

```
// Configuration of the CAN Message Object List Structure:
```

```
XMC_CAN_AllocateMOtoNodeList((CAN_GLOBAL_TypeDef*)CAN, 2, 8);
```

```
// Configuration of the CAN Message Objects:
```

```
XMC_CAN_MO_Config(&userSW1_MO8_Tx);
```

- Disable configuration mode and enable CAN node

```
// Start the CAN Nodes:
```

```
XMC_CAN_NODE_DisableConfigurationChange(CAN_NODE2);
```

```
XMC_CAN_NODE_ResetInitBit(CAN_NODE2);
```

Definition and configuration function implementation:

- Data frame transmission: the following code is usually called for data frame transmission

```
// test value
```

```
uint8_t TestSW1_TxData[8]={0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77}
```

```
// load DLC and TxData bytes
```

```
userSW1_MO8.can_data_length = 8;
```

```
for(i=0; i<8; i++)
```

```
userSW1_MO8.can_data_byte[i] =TestSW1_TxData[i];
```

```
XMC_CAN_MO_UpdateData(&userSW1_MO8);
```

```
// set trigger
```

```
XMC_CAN_MO_Transmit(&userSW1_MO8);
```

- Data frame reception

```
// update all information defined in user CAN message object SW_MO
```

```
XMC_CAN_MO_Receive(&userSW1_MO16_Rx);
```

```
// update only data bytes in user CAN message object SW_MO
```

```
XMC_CAN_MO_ReceiveData(&userSW1_MO16_Rx);
```

5 Running example code

To run the [Example_6: baudrate detection](#), an XMC4x00 CPU kit and COM_ETH are required. See [Table 8](#) for the different CAN pins on XMC4x00 CPU kits and XMC1400 boot kit.

Other examples use loop-back mode, and only one XMC4x00 CPU kit is required.

Running in loop-back mode:

- XMC4x00 CPU kit in the normal boot mode (switch: BSL=OFF, CAN/UART=does not matter).
- Connect the on-board USB connector (for power supply and debug tool) to the PC USB port.
- Start the DAVE™ tool, start the compiler, download the code and run it.

Running Example_6: baudrate detection

- All hardware should be connected as in [Figure 16](#).
- XMC4x00 CPU kit in the normal boot mode (switch: BSL=OFF, CAN/UART=does not matter).
- Connect the on-board USB connector (for power supply and debug tool) to the PC USB port.
- Connect CAN cable CANH/CANL between host device (the CANalyzer tool for example) and XMC4x00 board:

In CANalyzer tool (host device):

- Set the baudrate and active setting ACK.
- Insert a generator block and create one data frame (recommended: ID=0x555, bytes=0x55).

After all of the steps above have been successfully completed, the tool can be started:

- Start the DAVE™ tool, start the compiler, download the code and run it.
- Start the CANalyzer and trigger a data frame.




Figure 16 Running the baudrate detection example

6 Appendix

6.1 Kit information

Infineon provides several [XMC4000/XMC1000 application kits](#). The CAN interfaces use different pins (hard-wired) on different board versions.

Table 8 XMC4000 application kit signal connections

Host board kits			
	CAN node (in the normal boot mode)	LED	External Crystal
CPU_45A_V3 (XMC4500_AC)	CAN connector is not available on CPU_45A_V3. CAN pins must be connected via COM pin connector. CAN2_TxD=P1.9 => Pin28 CAN2_RxD=P1.8 => Pin30	P3.9	12 MHz
CPU_44A_V2 (XMC4400_AB)	CAN connector is not available on kit. CAN pins must be connected via COM pin connector. CAN1_TxD=P1.12 => Pin28 CAN1_RxD=P1.4 => Pin30	P1.8	12 MHz
COM pin connector	Pin connector between CPU kit and COM_ETH kit.		
COM_ETH_V1	CAN transceiver with CAN connector (DE-9). CAN signal: Pin28=CAN_TXD Pin30=CAN_RXD		
CPU_42A_V1 (XMC4200_AA)	CAN transceiver is available on kit: CAN connector (DE-9). CAN1_TxD=P1.5 CAN1_RxD=P1.4 <i>Note: P1.5 and P1.4 are disconnected from the CAN transceiver via signal line CANDIS# when the on-chip debugger is used</i>	P2.1	12 MHz
XMC4700_Relax kit	CAN transceiver is available on kit: CANH/CANL pin CAN1_TxD=P1.12 CAN1_RxD=P1.13	P5.9	12 MHz
XMC1400 Boot Kit	CAN transceiver is available on kit: CANH/CANL pin CAN1_TxD=P4.9 CAN1_RxD=P4.8	P4.1	20 MHz

Revision History

Major changes since the last revision

Page or reference	Description of change
V1.0	Initial version
V1.1	MultiCAN+ in XMC4700/4800 and XMC1400
V1.2	Style format and link update

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SiL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2016-05

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2016 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

AP32300

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.