Virtex UltraScale FPGA VCU1287 Characterization Kit IBERT

Getting Started Guide

Vivado Design Suite

UG1203 (v2017.2) June 20, 2017





Revision History

The following table shows the revision history for this document.

Date	Version	Revision
06/20/2017	2017.2	Updated for Vivado Design Suite 2017.2. Design file changed to rdf0368-vcu1287-ibert-2017-2.zip.
04/19/2017	2017.1	Updated graphics and text for Vivado Design Suite 2017.1. Design file changed to rdf0368-vcu1287-ibert-2017-1.zip.
12/15/2016	2016.4	Updated for Vivado Design Suite 2016.4. Design file changed to rdf0368-vcu1287-ibert-2016-4.zip.
10/12/2016	2016.3	Updated for Vivado Design Suite 2016.3. Design file changed to rdf0368-vcu1287-ibert-2016-3.zip. Updated Figure 1-14, Figure 1-22, Figure 2-1, Figure 2-4, Figure 2-9, Figure 2-15, and Figure 2-20.
06/08/2016	2016.2	Updated for Vivado Design Suite 2016.2. Design file changed to rdf0368-vcu1287-ibert-2016-2.zip.
04/13/2016	2016.1	Updated for Vivado Design Suite 2016.1. Design file rdf0368-vcu1287-ibert-2015-4.zip changed to rdf0368-vcu1287-ibert-2016-1.zip. Updated Figure 1-19 and Figure 1-23. Added Training Resources in Appendix B.
02/22/2016	1.0	Initial Xilinx release.



Table of Contents

Revision History	. 2
hapter 1: VCU1287 IBERT Getting Started Guide	
Overview	4
Requirements	5
Setting Up the VCU1287 Board	6
Extracting the Project Files	7
Running the GTH IBERT Demonstration	8
Running the GTY IBERT Demonstration	25
hapter 2: Creating the IBERT Cores	
Creating the GTH IBERT Core	33
Creating the GTY IBERT Core	47
ppendix A: Warranty	
ppendix B: Additional Resources and Legal Notices	
Xilinx Resources	56
Solution Centers	56
Documentation Navigator and Design Hubs	56
References	57
Training Resources	57
Please Read: Important Legal Notices	58

Chapter 1



VCU1287 IBERT Getting Started Guide

Overview

This document describes setting up the Virtex® UltraScale[™] FPGA VCU1287 GTH and GTY Transceiver Characterization Board and running the Integrated Bit Error Ratio Test (IBERT) demonstration using the Vivado® Design Suite. The designs required to run the IBERT demonstration are stored in a Secure Digital (SD) memory card that is provided with the VCU1287 board. The demonstration shows the capabilities of the Virtex UltraScale XCVU095-FFVB2104 FPGA GTH and GTY transceiver.

The VCU1287 board is described in detail in the *VCU1287 Characterization Board User Guide* (UG1121) [Ref 1].

The IBERT demonstrations in this guide operate one GTH Quad and one GTY QUAD. The procedure consists of:

- 1. Setting Up the VCU1287 Board
- 2. Extracting the Project Files
- 3. Connecting the GTH Transceivers and Reference Clocks
- 4. Starting the SuperClock-2 Module
- 5. Configuring the FPGA
- 6. Setting Up the Vivado Design Suite for the GTH IBERT Demonstration
- 7. Viewing GTH Transceiver Operation
- 8. Closing the IBERT Demonstration
- 9. Connecting the GTY Transceivers and Reference Clocks
- 10. Starting the SuperClock-2 Module
- 11. Configuring the FPGA
- 12. Setting Up the Vivado Design Suite for the GTY IBERT Demonstration
- 13. Viewing GTY Transceiver Operation
- 14. Closing the IBERT Demonstration





Requirements

The following hardware and software are required to run and rebuild the IBERT demonstration designs:

- Virtex UltraScale FPGA VCU1287 GTH and GTY transceiver characterization board kit, which includes:
 - Virtex UltraScale FPGA VCU1287characterization board
 - One SD card containing the IBERT demonstration designs
 - One Samtec Bulls Eye® cable
 - Eight SMA female-to-female (F-F) adapters
 - Six 50 Ω SMA terminators
 - UltraScale transceiver power supply module (installed onboard)
 - SuperClock-2 module, Rev 1.0 (installed onboard)
 - Active BGA heat sink (installed on FPGA)
 - 12V DC power adapter
 - Two USB cables, standard-A plug to micro-B plug
- Host PC with:
 - SD card reader
 - USB ports
 - a version of Windows supported by the Xilinx Vivado Design Suite
- Xilinx Vivado Design Suite 2017.2

The hardware and software required to rebuild the IBERT demonstration designs are:

- Xilinx Vivado Design Suite 2017.2
- PC with a Windows version supported by the Xilinx Vivado Design Suite



Setting Up the VCU1287 Board

This section describes how to set up the VCU1287 board.



CAUTION! The VCU1287 board can be damaged by electrostatic discharge (ESD). Follow standard ESD prevention measures when handling the board, such as using a grounding strap and static dissipative mat.

When shipped, the VCU1287 board is configured to support both GTH and GTY IBERT demonstrations described in this document. If the board has been re-configured, it must be returned to the default setup before running the IBERT demonstrations. To return it to the default setup, follow these steps:

- 1. Move all jumpers and switches to their default positions. The default jumper and switch positions are listed in the *VCU1287 Characterization Board User Guide* (UG1121) [Ref 1].
- 2. Confirm that the UltraScale transceiver power modules are plugged into connectors J124–J46 and J138.
- 3. Confirm that the SuperClock-2 module is installed. See *HW-CLK-101-SCLK2 SuperClock-2 Module User Guide* (UG770) [Ref 2].
 - a. Align the three metal standoffs on the bottom side of the module with the three mounting holes in the SUPERCLOCK-2 MODULE interface of the VCU1287 board.
 - b. Using three 4-40 x 0.25 inch screws, firmly screw down the module from the bottom of the VCU1287 board.
 - c. On the SuperClock-2 module, place a jumper across pins 2–3 (2V5) of the CONTROL VOLTAGE header, J18, and place another jumper across Si570 INH header J11.
 - d. Screw down a 50Ω SMA terminator onto each of the six unused Si5368 clock output SMA connectors: J7, J8, J12, J15, J16, and J17.



Extracting the Project Files

The Vivado Design Suite BIT files required to run the IBERT demonstrations are located in rdf0368-vcu1287-ibert-2017-2.zip on the SD card provided with the VCU1287 board. The BIT files are also available online at Virtex UltraScale FPGA VCU1287 Characterization Kit documentation.

The ZIP file contains these BIT files:

- vcu1287_ibert_q124_125.bit
- vcu1287_ibert_q125_125.bit
- vcu1287_ibert_q126_125.bit
- vcu1287_ibert_q127_125.bit
- vcu1287_ibert_q128_125.bit
- vcu1287_ibert_q129_125.bit
- vcu1287_ibert_q130_125.bit
- vcu1287_ibert_q131_125.bit
- vcu1287_ibert_q224_125.bit
- vcu1287_ibert_q225_125.bit
- vcu1287_ibert_q226_125.bit
- vcu1287_ibert_q227_125.bit
- vcu1287_ibert_q228_125.bit
- vcu1287_ibert_q229_125.bit
- vcu1287_ibert_q230_125.bit
- vcu1287_ibert_q231_125.bit

To copy the files from the SD card:

- 1. Connect the SD card to the host computer.
- 2. Locate the file rdf0368-vcu1287-ibert-2017-2.zip on the SD card.
- 3. Unzip the files to a working directory on the host computer.



Running the GTH IBERT Demonstration

The GTH IBERT demonstration operates one GTH Quad at a time. This section describes how to test GTH Quad 224. The remaining GTH Quads can be tested by following a similar series of steps.

Connecting the GTH Transceivers and Reference Clocks

Figure 1-1 shows the locations for GTH and GTY transceiver Quads on the VCU1287 board.

Note: Quads 133, 232, and 233 are not available on the XCVU095 device.

Note: Figure 1-1 is for reference only and might not reflect the current revision of the board.



X15535-121416

Figure 1-1: VCU1287 GTH and GTY Quad Locations



All multi-gigabit transceiver (MGT) pins and reference clock pins are routed from the FPGA to a connector pad that interfaces with Samtec Bulls Eye connectors. Figure 1-2 **A** shows the connector pad. Figure 1-2 **B** shows the connector pinout.



Figure 1-2: A-MGT Connector Pad. B-MGT Connector Pinout

The SuperClock-2 module provides LVDS clock outputs for the MGT reference clocks in the IBERT demonstrations. Figure 1-3 shows the locations of the differential clock SMA connectors on the clock module which can be connected to the reference clock cables.



Figure 1-3: SuperClock-2 Module Output Clock SMA Locations

The four SMA pairs labeled CLKOUT provide LVDS clock outputs from the Si5368 clock multiplier/jitter attenuator device on the clock module. The SMA pair labeled Si570_CLK provides LVDS clock output from the Si570 programmable oscillator on the clock module.

Note: The Si570 oscillator does not support LVDS output on the Rev B and earlier revisions of the SuperClock-2 module.

For more information on the SuperClock-2 module, see the *HW-CLK-101-SCLK2* SuperClock-2 Module User Guide (UG770) [Ref 2].



Attaching the GTH Quad Connector

1. Before connecting the Bulls Eye cable assembly to the board, firmly secure the blue elastomer seal provided with the cable assembly to the bottom of the connector housing if it is not already inserted (see Figure 1-4).

Note: Figure 1-4 is for reference only and might not reflect the current version of the connector.



X15543-121416

Figure 1-4: **Bulls Eye Connector with Elastomer Seal**

2. Attach the Samtec Bulls Eye connector to GTH Quad 224 (Figure 1-5), aligning the two indexing pins on the bottom of the connector with the guide holes on the board. Hold the connector flush with the board and fasten it by tightening the two captive screws.



X15544-121416

Figure 1-5: Bulls Eye Connector Attached to Quad 224



GTH Transceiver Clock Connections

- 1. See Figure 1-2 to identify the P and N coax cables that are connected to the CLK0 reference clock inputs.
- 2. Connect these cables to the SuperClock-2 module as follows:
 - $\circ~$ CLK0_P coax cable \rightarrow SMA connector J7 (CLKOUT1_P) on the SuperClock-2 module
 - CLK0_N coax cable \rightarrow SMA connector J8 (CLKOUT1_N) on the SuperClock-2 module

Note: Any one of the five differential outputs from the SuperClock-2 module can be used to source the GTH reference clock. CLKOUT1_P and CLKOUT1_N are used here as an example.

MGT TX/RX Loopback Connections

- 1. See Figure 1-2 to identify the P and N coax cables that are connected to the four receivers (RX0, RX1, RX2, and RX3) and the four transmitters (TX0, TX1, TX2, and TX3).
- 2. Use eight SMA female-to-female (F-F) adapters (Figure 1-6) to connect the transmit and receive cables as shown in Figure 1-7:
 - TX0_P \rightarrow SMA F-F Adapter \rightarrow RX0_P
 - \circ _ TX0_N \rightarrow SMA F-F Adapter \rightarrow RX0_N
 - $\circ \quad \mathsf{TX1}_\mathsf{P} \to \mathsf{SMA} \;\mathsf{F}\text{-}\mathsf{F} \;\mathsf{Adapter} \to \mathsf{RX1}_\mathsf{P}$
 - TX1_N \rightarrow SMA F-F Adapter \rightarrow RX1_N
 - $\circ \quad \mathsf{TX2}_{-}\mathsf{P} \to \mathsf{SMA} \;\mathsf{F}\text{-}\mathsf{F} \;\mathsf{Adapter} \to \mathsf{RX2}_{-}\mathsf{P}$
 - \circ TX2_N \rightarrow SMA F-F Adapter \rightarrow RX2_N
 - TX3_P \rightarrow SMA F-F Adapter \rightarrow RX3_P
 - TX3_N \rightarrow SMA F-F Adapter \rightarrow RX3_N

 \bigcirc

RECOMMENDED: To ensure good connectivity, it is recommended that the adapters be secured with a wrench; however, do not over-tighten the SMAs.



X15545-121416

Figure 1-6: SMA F-F Adapter





Figure 1-7: TX-to-RX Loopback Connection Example

Figure 1-8 shows the VCU1287 board with the cable connections required for the Quad 224 GTH IBERT demonstration.



X15547-121416

Figure 1-8: Cable Connections for Quad 224 GTH IBERT Demonstration



Starting the SuperClock-2 Module

The SuperClock-2 module features two clock-source components:

- Always-on Si570 crystal oscillator
- Si5368 jitter-attenuating clock multiplier

Outputs from either source can be used to drive the transceiver reference clocks.

To start the SuperClock-2 module:

 Configure the SuperClock-2 module using the Xilinx XC7Z010CLG225 Zynq-7000APSoC System Controller command line, which can be accessed through a serial communication terminal connection using the enhanced communication port of the Silicon Labs USB to Dual UART Bridge (Figure 1-9).

Additional information about the Silicon Labs USB-to-UART is available in *Silicon Labs CP210x USB-to-UART Installation Guide* (UG1033) [Ref 3].

Review the *VCU1287 Characterization Board User Guide* (UG1121) [Ref 1] for additional information about the System Controller.



Figure 1-9: Silicon Labs Enhanced COM PORT

2. Set the System Controller configuration DIP switches (SW13) to the OFF position (Figure 1-10). This disables configuration of the FPGA at power reset.



X15549-121416

Figure 1-10: Configuration DIP Switch (SW13)



- 3. Connect J1 connector (USB/UART) on the VCU1287 board to the host computer using one of the standard-A plug to micro-B plug USB cables provided (Figure 1-11).
- 4. Power up the board by placing SW1 in the ON position.



X15550-121416

Figure 1-11: **USB-UART Connector**

- 5. Open a serial communication terminal application on the host computer, for example "Hyper Terminal."
- 6. Connect to the port number associated with the **enhanced COM port** of the Silicon Lab USB-UART Bridge.
- 7. Set up a new connection as shown in Figure 1-12. Press **OK**.
- 8. Open the connection and press the **Return** key to view the **System Controller** options menu.

Port Settings	
Bits per second:	115200 🔻
Data bits:	8 🔹
Parity:	None 🔹
Stop bits:	1
Flow control:	None 🔹
	Restore Defaults
0	K Cancel Apply
	X15551-121

Figure 1-12: Terminal Setting



- 9. From the main System Controller menu, select option 1 Set Programmable Clocks to access the SuperClock-2 options.
- 10. Select option 2 Set VCU1287 Si5368 Frequency to set the output clock frequencies of the Si5368 clocks to 125 MHz.
- 11. Select option 2 Free-Run using XA-XB crystal operating mode when prompted.

Configuring the FPGA

The Xilinx XC7Z010CLG225 Zynq-7000 AP SoC System Controller includes a System Integrated Configuration Engine (System ICE) option. The System ICE can be used to configure the FPGA, in 8-bit SMAP configuration mode, using one of the *.bit files provided on the SD card.

The FPGA can also be configured through the Vivado Design Suite using the *.bit files available on the SD card or online (as collection rdf0368-vcu1287-ibert-2017-2.zip) at Virtex UltraScale FPGA VCU1287 Characterization Kit documentation.

Review *UltraScale Architecture Configuration User Guide* (UG570) [Ref 4] for additional information about UltraScale device configuration.

- 1. Insert the SD card provided with the VCU1287 board into the SD card reader slot located on the bottom-side (upper-right corner) of the VCU1287 board.
- 2. From the main **System Controller** menu, select option 7 Configure UltraScale FPGA to access the UltraScale FPGA configuration options:
- 3. Select option 1 Configure UltraScale FPGA from SD Card to configure the FPGA from the SD card:

The IBERT design demonstrations included with the SD cards can be selected using one of the bitstream numbers listed in Table 1-1.

	•	
IBI	ERT Demonstration Design	Bitstream Number
	QUAD_124	0
	QUAD_125	1
	QUAD_126	2
	QUAD_127	3
	QUAD_128	4
	QUAD_129	5
	QUAD_130	6
	QUAD_131	7
	QUAD_224	8
	QUAD_225	9

Table 1-1: IBERT Examples Bitstream Number



IBERT Demonstration Design	Bitstream Number
QUAD_226	10
QUAD_227	11
QUAD_228	12
QUAD_229	13
QUAD_230	14
QUAD_231	15

Table 1-1: IBERT Examples Bitstream Number (Cont'd)

4. Select option (8) to configure the FPGA with the Quad 224 IBERT example design. Press **Enter** and review the terminal for configuration progress:

Enter a Bitstream number (0-15):

8

Info: xilinx.sys opened

Info: Opening rev_1/set8/config.def

Info: Configuration definition file "rev_1/set8/config.def" opened

Info: Clock divider is set to 2

Info: Configuration clock frequency is 25MHz

Info: Bitfile "rev_1/set8/vu95Q224.bit" opened

...10%...20%...30%...40%...50%...60%...70%...80%...90%...100%

Configuration completed successfully



Setting Up the Vivado Design Suite for the GTH IBERT Demonstration

 Connect the host computer to the VCU1287 board using the second standard-A plug to micro-B plug USB cable. The standard-A plug connects to a USB port on the host computer and the micro-B plug connects to J165 (the Digilent USB JTAG configuration port on the VCU1287 board) (Figure 1-13).



X15552-121416

Figure 1-13: **JTAG Connector**



2. Start the Vivado Design Suite on the host computer and click **Flow > Open Hardware Manager** (highlighted in Figure 1-14).



X15553-040717

Figure 1-14: Vivado Design Suite, Open Hardware Manager



3. In the Hardware Manager window (Figure 1-15), click **Open New Target**.

File Edit Tools Window	La	ayout View Help	Q- Quick Access
	ं ।	> <u>%</u>	Dashboard
HARDWARE MANAGER - unconnect	ed		
🚯 No hardware target is open. Op	en tar	get	
Hardware	ø	Auto Connect	
		Recent Targets	
		Available Targets on S	erver 🕨
		Open New Target	
No conte	ent		
Properties		? _ O Ľ X	
		$\leftarrow \Rightarrow \diamondsuit$	
Select an object to s	ee pro	operties	
			X15554-040717

Figure 1-15: Open a New Hardware Manager

4. In the Hardware Server Settings window, select **Local server (target is on local machine)**. Click **Next**.



 In the Select Hardware Target window, the xilinx_tcf cable appears under Hardware Targets, and the JTAG chain contents of the selected cable appear under Hardware Devices (Figure 1-16). Select the xilinx_tcf_Digilent target and keep the JTAG Clock Frequency at the default value (15 MHz). Click Next.

Type Xilinx_tcf	Name Digilent/21030	0057024	JTAG Clock Fre	quency			
xilinx_tcf	Digilent/21030	0057004					
		1892/931	15000000	× .			
			Add Xilinx	Virtual Cable	(XVC)		
ardware <u>D</u> ev	ices (for unknov	wn devices	, specify the Inst	ruction Regis	ster (IR) length)		
Nomo	ID Code	IR Length	1				
Name							
xcvu095_0	0 13842093	6					
xcvu095_0	0 13842093	6					
Mama	ID Code	IR Length	1				

Figure 1-16: **Select Hardware Target**

6. In the Open Hardware Target Summary window, click **Finish**. The wizard closes and the Vivado Design Suite opens the hardware target.



7. To view the GTH transceiver operation, click Layout > Serial I/O Analyzer. From the top of the Hardware Manager window, select Auto-Detect Links to display all available links automatically. Links can also be created manually in the Links window by right-clicking and selecting Create Links or by clicking the Create Links button (Figure 1-17).

Auto-detect links C create links	<u>F</u> ile <u>E</u> dit <u>T</u> ools <u>W</u> indow La <u>v</u> ou	t <u>V</u> iew <u>H</u> elp	Q- Quick Access				
HARDWARE MANAGER - localhostiviling, tet/Digitent/210308957931 There are no serial I/O links Hardware ?		12 II 🔀	Dashboard 👻			🗮 Serial I/O A	nalyzer 🕚
There are no serial I/O links Luto-detect links Create links Hardware Part Auto-detect links or create links Auto-detect links Create	HARDWARE MANAGER - localhost/xilinx_tcf/D	igilent/21030895793	31				?
Hardware ? _ I S × Q Z Z P P P P P P P P P P P P P P P P P	🚯 There are no serial I/O links. Auto-detect l	inks Create links					
Q X Name Status % MGT_X0Y0 12.500 Gbps % MGT_X0Y2 12.457 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % Mardware Device Properties ? Commit Properties ? Console Messages Serial I/O Links X uto-detect links or create links add serial V Create Links Create Scan Commit Properties	Hardware	? _ D Ľ X					
Name Status Pt MGT_XOYO 12.500 Gbps Pt MGT_XOY2 12.457 Gbps Pt MGT_XOY3 12.500 Gbps Pt Xxxx0095_0 + + + + Patt xxxx0095_0 Patt xxxx0095 ID code: 13842093 IR length: 6 TC Console Messages Serial I/O Links × Serial I/O Scans ? _ O * Auto-detect links or create links th add serial I/V Create Sweep Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Refresh Serial I/O Dilects		¢					
% MGT_X0Y0 12.500 Gbps % MGT_X0Y2 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % MGT_X0Y3 12.500 Gbps % Name: xcwu095_0 Patt xcwu095_0 Patt xcwu095_0 % Berlal I/0 Links × Serial I/0 Scans % Console Messages % Berlal I/0 Colored I/0 Links × Serial I/0 Scans % Properties Ctrift % Delete Delete Delete Delete % Delete Delete % Delete Delete % Delete Delete <th>Name</th> <th>Status</th> <th></th> <th></th> <th></th> <th></th> <th></th>	Name	Status					
Image: Second Secon	MGT X0Y0	12.500 Gbps					
Part xou095_0 Name: xou095_0 Part xou095_0 Part xou095_0 ID code: 13842093 IR length: 6	MGT_X0Y1	12.500 Gbps					
Imadware Device Properties Part xow095_0 Part xow095 ID code: 13842093 IR length: 6 Console Messages Serial I/O Links × Serial I/O Scans ? _ O C Properties Ctri+E Delete Delete <th>MGT_X0Y2</th> <th>12.457 Gbps</th> <th></th> <th></th> <th></th> <th></th> <th></th>	MGT_X0Y2	12.457 Gbps					
Hardware Device Properties ?	MGT_X0Y3	12.500 Gbps 📡					
Hardware Device Properties ? _ C I X © xou095_0 Pat: xou095 D code: 13842093 IR length: 6 Ceneral Properties Tot Console Messages Serial I/O Links × Serial I/O Scans ? _ D D Q X = Auto-delect links or create links 1 add serial I/ Create Links Create Links Create Links Create Sweep Commit Properties Commit Properties	<	>					
e xou095_0 e xou095_0 Name: xou095_0 Part: xou095 ID code: 13842093 IR length: 6 General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans Properties Ctrl+E Delete Delete Delete Delete Delete Delete Delete Delete Delete Create Link Group Create Sweep Commit Properties	Hardware Device Properties	? _ 🗆 🖒 X					
Name: xoru095_0 Part: xoru095 ID code: 13842093 IR length: 6 General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans ? _ □ □ Q Image: Serial I/O Links × Serial I/O Scans ? _ □ □ Q Image: Serial I/O Links × Serial I/O Scans ? _ □ □ Q Image: Serial I/O Links × Serial I/O Scans ? _ □ □ Q Image: Serial I/O Links × Serial I/O Scans ? _ □ □	xcvu095_0	$\leftarrow \mid \Rightarrow \mid \diamondsuit$					
Part: xovu095 ID code: 13842093 IR length: 6 General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans ? - □ C Q 注 章 Auto-detect links or create links } add serial I/O Create Sweep Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties	Name: xcvu095_0	^					
ID code: 13842093 IR length: 6 General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans ? - □ C Q 王 章 Auto-detect links or create links in add serial I/C Create Links Create Links Create Sweep Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties	Part: xcvu095	l l					
IR length: 6 General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans ? _ □ Q Ξ Tel Console Messages Serial I/O Links × Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties Commit Properties	ID code: 13842093						
General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans Q Ξ Q Ξ E E Auto-detect links or create links b add serial I/C Create Link Group Create Sweep Commit Properties Commit Properties Commit Properties Commit Properties	IR length: 6						
General Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans Q Ξ Q Ξ E E Auto-detect links or create links in add serial I/C Create Link Group Create Sweep Commit Properties G Refresh Serial I/O Objects	<	► → ĭ					
Tcl Console Messages Serial I/O Links × Serial I/O Scans ? _ □ I Q ₹ € € Properties Ctrl+E Delete Delete Delete Delete Delete Delete Create Links Create Scan Create Sweep Commit Properties Commit	General Properties						
Q Z ÷ € Image: Constraint of Links × Serval no scales Q Z ÷ € Image: Constraint of Links × Serval no scales Auto-detect links or create links ib add serial link Properties Create Link Group Create Sweep Commit Properties Commit Properties	Tal Canada Masagaa Sarial VO Lin	ka v Sarial I/O	Sacana				2 0 17
Auto-detect links or create links to add serial IV		IKS X Selial I/O	Scalls				
Auto-detect links or create links to add serial IV Auto-detect links or create links to add serial IV Auto-detect links or create links to add serial IV Create Scan Create Sweep Commit Properties Refresh Serial I/O Objects			-				
Auto-detect links or create links b add serial I/Create Link Group Create Sweep Commit Properties Commit Properties Commit Properties					Properties		
Auto-detect links or create links to add serial I/C Create Scan Create Sweep Commit Properties Co				\times	Delete	Delete	
Auto-detect links or create links to add serial I/C Create Scan Create Sweep Commit Properties C					Create Links		
Auto-detect links or create links b add serial I/C Create Scan Create Sweep Commit Properties Commit Properties	_				Create Link Group		
Create Sweep Commit Properties	A	uto-detect links or c	reate links to add serial I/(Create Scan		
Commit Properties					Create Sweep		
C Refresh Serial VO Objects					Commit Properties		
				С	Refresh Serial I/O Object	ts	
Event to Orrendebeat				_	Export to Sproadshoot		

X15557-040717

Figure 1-17: Serial I/O Analyzer – Create Links



If links are created manually, the Create Links window is displayed (Figure 1-18). The options in this window are used to link any TX GT to any RX GT.

- 8. To create links, select the TX GT and RX GT from the two lists, then click the **Add (+)** button. For this project, connect the following links (Figure 1-18):
 - MGT_X0Y0/TX (xcvu095_0/Quad_224) to MGT_X0Y0/RX (xcvu095_0/Quad_224)
 - MGT_X0Y1/TX (xcvu095_0/Quad_224) to MGT_X0Y1/RX (xcvu095_0/Quad_224)
 - MGT_X0Y2/TX (xcvu095_0/Quad_224) to MGT_X0Y2/RX (xcvu095_0/Quad_224)
 - MGT_X0Y3/TX (xcvu095_0/Quad_224) to MGT_X0Y3/RX (xcvu095_0/Quad_224)

Create Links	
To create a new link select a TX GT and/or an RX GT, then clic	ck the Add button on the New Links toolbar.
TX GTs	RX GTs
Search: Q-	Search: Q-
MGT_X0Y0/TX (xcvu095_0/Quad_224)	MGT_X0Y0/RX (xcvu095_0/Quad_224)
 ▶ MGT_X0Y1/TX (xcvu095_0/Quad_224) ▶ MGT_X0Y2/TX (xcvu095_0/Quad_224) ▶ MGT_X0Y3/TX (xcvu095_0/Quad_224) New Links 	MGT_X0Y1/RX (xcvu095_0/Quad_224) MGT_X0Y2/RX (xcvu095_0/Quad_224) MGT_X0Y3/RX (xcvu095_0/Quad_224)
Press the +	button to Add Link
✓ Create link group	
Link group description: Link Group 0	8
✓ Open Serial I/O Analyzer layout	
 ? 	OK Cancel

X15558-040717

Figure 1-18: Create Links Window



Viewing GTH Transceiver Operation

After completing Setting Up the Vivado Design Suite for the GTH IBERT Demonstration, the IBERT demonstration is configured and running. The status and test settings are displayed on the Serial I/O Links tab shown in Figure 1-19.

Review the line rate and RX bit error count. The line rate for all four GTH transceivers is 12.5 Gb/s (see the Stataus column in Figure 1-19). Verify that the there are no bit errors.

	? _ 🗆	EX I	Debug Probe	S		_ 🗆 🖾 🗙										
Q ≚ ♦ Ø ► ≫		0	Q ¥	\$		0										
Name	Status															
Quad_224 (5)		^														
COMMON_X0Y0	Opli0 Loo	cked														
MGT_X0Y0	12.500 G	Sbps														
MGT_X0Y1	12.500 G	Sbps														
MGT_X0Y2	12.500 G	bps														
MGT_X0Y3	12.485 G	Sbps _														
	-	>		No	content											
Link Group Properties	? _ 🗆	Ľ ×														
l ink Group 0	← ↓ →	0														
Name: LINKGROUP 0		1500														
Name: LINKGROUP_0		1.5205														
Name: LINKGROUP_0 Description: Link Group 0	8															
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links	0															
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Tel Concelo Magazano Serial	S	Sorial I/O Soci														0
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Tcl Console Messages Serial L	⊘ VO Links × ≤	Serial I/O Sca	ins													? _
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Tcl Console Messages Serial L Q ₹ ♣ ↓	VO Links × S	Seriat I/O Sca	uns												1	? _
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Tcl Console Messages Serial I Q ¥ ↓ Name TX I	VO Links × S	Serial I/O Sca	Bits	Errors	BER	BERT Reset	TX Pattern	RX Pattern	TX Pre-Cur	TX Post-Cu	TX Diff Swing	DFE E	TX Reset	RX Reset	RX PLL S	? - TX
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Cil Console Messages Serial II Q ₹ ♦ + Vame TX © Ungrouped	VO Links × S RX S	Serial I/O Sca	Bits	Errors	BER	BERTReset	TX Pattern	RX Pattern	TX Pre-Cur	TX Post-Cu	TX Diff Swing	DFE E	TX Reset	RX Reset	RX PLL S	? _
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Fcl Console Messages Serial I Q ₹ € + Name TX Image: Console Messages © Ungrouped	VO Links × S	Serial I/O Sca	Bits	Errors	BER	BERT Reset	TX Pattern PRBS 31-bit ~	RX Pattern PRBS 31-bit ~	TX Pre-Cur 0.00 dB ~	TX Post-Cu 0.00 dB ~	TX Diff Swing 900 mV (V	DFE E	TX Reset	RX Reset Reset	RX PLL S	? _ TX
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Links Q ₹ ♦ + Name TX ♥ Ungrouped ♥ Link Group	VO Links × S RX S MGT_X0Y0/RX 12	Serial I/O Sca tatus	Bits 7.607E11	Errors	BER 1.315E	BERT Reset Reset Reset	TX Pattern PRBS 31-bit ~ PRBS 31-bit ~	RX Pattern PRBS 31-bit ❤ PRBS 31-bit ❤	TX Pre-Cur 0.00 dB ~ 0.00 dB ~	TX Post-Cu 0.00 dB ❤ 0.00 dB ❤	TX Diff Swing 900 mV (~ 900 mV (~	DFE E	TX Reset Reset	RX Reset Reset Reset	RX PLL S	? _ TX Loc
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links General Properties Links General Properties Links Q ₹ ₽ + Warne TX Image: Composition of the second of the sec	I/O Links × ! RX S	serial I/O Sca tatus .500 Gbps .500 Gbps	Bits 7.607E11 7.607E11	Errors 0E0 0E0	BER 1.315E 1.315E	BERT Reset Reset Reset Reset	TX Pattern PRBS 31-bit ¥ PRBS 31-bit ¥ PRBS 31-bit ¥	RX Pattern PRBS 31-bit ¥ PRBS 31-bit ¥ PRBS 31-bit ¥	TX Pre-Cur 0.00 dB ❤ 0.00 dB ❤ 0.00 dB ❤	.TX Post-Cu 0.00 dB ❤ 0.00 dB ❤ 0.00 dB ❤	TX Diff Swing 900 mV (~ 900 mV (~ 900 mV (~	DFE E	TX Reset Reset Reset Reset	RX Reset Reset Reset	RX PLL S Locked Locked	? - D Loc
Name: LINKGROUP_0 Description: Link Group 0 General Properties Links Tcl Console Mossages Serial L Q ₹ ♥ ♥ Name TX Image: Console Serial L Q ₹ ♥ ♥ Name TX Image: Console Serial L Serial Link Group Work Group Image: Console Link Console MGT_XOV7TX M % Link 1 MGT_XOV7TX M NGT_XOV7TX M	I/O Links × 3 RX S 3 MGT_X0Y0/RX 12 3 MGT_X0Y1/RX 12 4 MGT_X0Y2/RX 12 4	tatus 500 Gbps 500 Gbps 500 Gbps	Bits 7.607E11 7.607E11 7.607E11	Errors 0E0 0E0 0E0	BER 1.315E 1.315E 1.315E	BERT Reset Reset Reset Reset	TX Pattern PRBS 31-bit ~ PRBS 31-bit ~ PRBS 31-bit ~	RX Pattern PRBS 31-bit ~ PRBS 31-bit ~ PRBS 31-bit ~	TX Pre-Cur 0.00 dB ❤ 0.00 dB ❤ 0.00 dB ❤ 0.00 dB ❤	TX Post-Cu 0.00 dB ❤ 0.00 dB ❤ 0.00 dB ❤ 0.00 dB ❤	TX Diff Swing 900 mV (~ 900 mV (~ 900 mV (~ 900 mV (~	DFE E	TX Reset Reset Reset Reset Reset	RX Reset Reset Reset Reset Reset	RX PLL S Locked Locked Locked	7 - TX Loc Loc

X15559-040717

Figure 1-19: Serial I/O Analyzer Links

In Case of RX Bit Errors

If there are initial bit errors after linking, or as a result of changing the TX or RX pattern, click the respective **BERT Reset** button to zero the count.

If the MGT Link **Status** shows No Link for one or more transceivers:

- Make sure the blue elastomer seal is connected to the bottom of the Bulls Eye cable (Figure 1-4) and the cable is firmly connected and flush on the board.
- Increase the TX differential swing of the transceiver (to compensate for any loss due to PCB process variation).
- Click the respective **TX Reset** button followed by **BERT Reset**.



Additional information on the Vivado Design Suite and IBERT core can be found in Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 5] and in LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers: Product Guide for Vivado Design Suite (PG132) [Ref 7].

Closing the IBERT Demonstration

To stop the IBERT demonstration:

- 1. Close the Vivado Design Suite by selecting **File > Exit**.
- 2. Place the main power switch SW1 in the OFF position.



Running the GTY IBERT Demonstration

The GTY IBERT demonstration operates one GTY Quad at a time. This section describes how to test GTY Quad 124. The remaining GTY Quads can be tested following a similar series of steps.

Connecting the GTY Transceivers and Reference Clocks

Review Figure 1-1 for the location of the GTY transceiver Quads on the VCU1287 board.

All GTY transceiver pins and reference clock pins are routed from the FPGA to a connector pad that interfaces with Samtec Bulls Eye connectors. Review Figure 1-2 for the pinout of the MGT Bulls Eye connector pad.

Attach the GTY Quad Connector

- 1. Before connecting the Bulls Eye cable assembly to the board, firmly secure the blue elastomer seal provided with the cable assembly to the bottom of the connector housing if it is not already inserted (see Figure 1-4).
- 2. Attach the Samtec Bulls Eye connector to GTY Quad 124 (Figure 1-20), aligning the two indexing pins on the bottom of the connector with the guide holes on the board. Hold the connector flush with the board and fasten it by tightening the two captive screws.



Figure 1-20: Bulls Eye Connector Attached to Quad 124



GTY Transceiver Clock Connections

- 1. Refer to Figure 1-2 to identify the P and N coax cables that are connected to the CLK0 reference clock inputs.
- 2. Connect these cables to the SuperClock-2 module as follows:
- CLK0_P coax cable \rightarrow SMA connector J7 (CLKOUT1_P) on the SuperClock-2 module
- CLK0_N coax cable \rightarrow SMA connector J8 (CLKOUT1_N) on the SuperClock-2 module

Note: Any one of the five differential outputs from the SuperClock-2 module can be used to source the GTY reference clock. CLKOUT1_P and CLKOUT1_N are used here as an example.

GTY TX/RX Loopback Connections

- 1. Refer to Figure 1-2 to identify the P and N coax cables that are connected to the four receivers (RX0, RX1, RX2, and RX3) and the four transmitters (TX0, TX1, TX2, and TX3).
- 2. Use eight SMA female-to-female (F-F) adapters (Figure 1-6) to connect the transmit and receive cables as shown in Figure 1-7:
- TX0_P \rightarrow SMA F-F Adapter \rightarrow RX0_P
- * TX0_N \rightarrow SMA F-F Adapter \rightarrow RX0_N
- TX1_P \rightarrow SMA F-F Adapter \rightarrow RX1_P
- TX1_N \rightarrow SMA F-F Adapter \rightarrow RX1_N
- TX2_P \rightarrow SMA F-F Adapter \rightarrow RX2_P
- TX2_N \rightarrow SMA F-F Adapter \rightarrow RX2_N
- TX3_P \rightarrow SMA F-F Adapter \rightarrow RX3_P
- TX3_N \rightarrow SMA F-F Adapter \rightarrow RX3_N

RECOMMENDED: To ensure good connectivity, it is recommended that the adapters be secured with a wrench; however, do not over tighten the SMAs.





Figure 1-21 shows the VCU1287 board with the cable connections required for the Quad 124 GTY IBERT demonstration.



X15561-121416

Figure 1-21: Cable Connections for Quad 124 GTY IBERT Demonstration

Starting the SuperClock-2 Module

The SuperClock-2 module provides LVDS clock outputs for the GTH and GTY transceivers reference clock in the IBERT demonstration. For both of the GTH and GTY IBERT demonstrations, the output clock frequency is preset to 125.00 MHz. See the description for Starting the SuperClock-2 Module, for more details.



Configuring the FPGA

Similar to the GTH IBERT example, the VCU1287 board can be configured using the onboard Xilinx XC7Z010CLG225 Zynq-7000APSoC System Integrated Configuration Engine (SystemICE) in 8-bit SMAP configuration mode. Or the FPGA can be configured through the Vivado Design Suite using the *.bit files available on the SD card and online (as collection rdf0368-vcu1287-ibert-2017-2.zip) at Virtex UltraScale FPGA VCU1287 Characterization Kit documentation.

Review *UltraScale Architecture Configuration User Guide* (UG570) [Ref 4] for additional information about the UltraScale device configuration.

- 1. Insert the SD card provided with the VCU1287 board into the SD card connector located on the bottom-side (upper-right corner) of the VCU1287 board.
- 2. From the main **System Controller** menu, select option (7) **Configure UltraScale FPGA** to access the UltraScale FPGA configuration options.
- 3. Select option (1) **Configure UltraScale FPGA from SD Card** to configure the FPGA from the SD card.
- 4. Select option (0) to configure the FPGA with the Quad 124 IBERT example design. Press **Enter** and review the terminal for configuration progress.

```
Enter a Bitstream number (0-15):
```

0

Info : xilinx.sys opened

Info : Opening rev_1/set0/config.def

Info : Configuration definition file "rev_1/set0/config.def" opened

Info : Clock divider is set to 2

Info : Configuration clock frequency is 25MHz

Info : Bitfile "rev_1/set0/vu95Q124.bit" opened

...10%...20%...30%...40%...50%...60%...70%...80%...90%...100%

Configuration completed successfully



Setting Up the Vivado Design Suite for the GTY IBERT Demonstration

- 1. Connect the host computer to the VCU1287 board using the second standard-A plug to micro-B plug USB cable. The standard-A plug connects to a USB port on the host computer and the micro-B plug connects to J165 (the Digilent USB JTAG configuration port on the VCU1287 board) (Figure 1-13).
- 2. Start the Vivado Design Suite on the host computer and click **Flow > Open Hardware Manager**.
- 3. In the Hardware Manager window, click **Open New Target**.
- 4. In the Hardware Server Settings window, select Local server (target is on local machine). Click Next.
- In the Select Hardware Target window, the xilinx_tcf cable appears under Hardware Targets, and the JTAG chain contents of the selected cable appear under Hardware Devices. Select the xilinx_tcf_Digilent target and keep the JTAG Clock Frequency at the default value (15 MHz), click Next.
- 6. In the Open Hardware Target Summary window, click **Finish**. The wizard closes and the Vivado Design Suite opens the hardware target.





To view the GTY transceiver operation, click Layout > Serial I/O Analyzer. From the top
of the Hardware Manager window, select Auto-Detect Links to display all available links
automatically. Links can also be created manually in the Links window by right-clicking
and selecting Create Links, or by clicking the Create Links button (Figure 1-22).

<u>F</u> ile <u>E</u> dit <u>T</u> ools <u>W</u> indow La <u>v</u> out	<u>V</u> iew <u>H</u> elp	Q- Quick Access						
	<u>%</u> # ¥	Dashboard 👻				📰 Serial I/O Analyzer		~
HARDWARE MANAGER - localhost/xilinx_tcf/Di	gilent/21030895793	1					?	×
1 There are no serial I/O links. Auto-detect lin	nks Create links							
Hardware ?	_ 🗆 🖒 X							
	ø							
Name	Status							
	^							
Quad_124 (5)	OpliQ Locks							
	27 990 Gbp -							
MGT_X0Y1	28 000 Gbp							
MGT X0Y2	28.000 Gbp							
MGT_X0Y3	27.916 Gbp							
<	>							
Hardware Device Properties ?	_ 0 6 ×							
@ xcvu095_0	- → 0							
	^							
Name: xcvu095_0								
Part: xcvu095								
13842093	>							
General Properties								
Tcl Console Messages Serial I/O Lin	ks × Serial I/O	Scans				? _		Ci i
				Description		7		-
				Properties		_		
			×	Delete	Delete			
				Create Links		1		
				Create Link Group				
	Auto-detect links	or create links to add :		Create Scan				
				Create Sweep				
				Commit Properties				
			С	Refresh Serial I/O Objects				
				Export to Spreadsheet				
Ungrouped Links								

X15563-040717

Figure 1-22: Serial I/O Analyzer - Create Links

- 8. Use the **Create Links** window to manually link the TX transceiver and RX transceiver.
- If links are created manually, the Create Links window is displayed. The options in this window are used to link any TX GT to any RX GT. To create links, select the TX GT and RX GT from the two lists, then click the Add (+) button. For this project, connect the following links:
 - MGT_X0Y0/TX (xcvu095_0/Quad_124) to MGT_X0Y0/RX (xcvu095_0/Quad_124)
 - MGT_X0Y1/TX (xcvu095_0/Quad_124) to MGT_X0Y1/RX (xcvu095_0/Quad_124)
 - MGT_X0Y2/TX (xcvu095_0/Quad_124) to MGT_X0Y2/RX (xcvu095_0/Quad_124)
 - MGT_X0Y3/TX (xcvu095_0/Quad_124) to MGT_X0Y3/RX (xcvu095_0/Quad_124)



Viewing GTY Transceiver Operation

After completing Setting Up the Vivado Design Suite for the GTY IBERT Demonstration, the IBERT demonstration is configured and running. The status and test settings are displayed on the Serial I/O Links tab shown in Figure 1-23.

Review the line rate and RX bit error count. The line rate for all four GTY transceivers is 28.0 Gb/s (see the Status column in Figure 1-23). Verify that the there are no bit errors.

•••••••••••••••••••••••••••••	<u>File Edit T</u> ools <u>W</u> indow Layout	View Help Q-	Quick Access													
NAROVARE MuldGER-Inclahostimin_LdDigitent21030897931 ?? Hardware ? _ □ □ × Q ≅ ● Ø ▶ >> ■ • Name Status • @ Oudd_124(5) Opi00 Locked § MCT_X0Y0 28.000 Ceps • W MCT_X0Y0Y2 Sentel To Excent <		🕺 🖉 😹 Dasht	ooard 👻												Serial I/O A	nalyzer v
Hardware ?	IARDWARE MANAGER - localhost/xilinx_tcf/Di	gilent/210308957931														?)
Q I I I I I I I I I I I I I I I I I I I	Hardware	? _ 0 6	× Debu	ig Probes		_ 0	1 C X									
Name Status	Q		o Q	- <u>∓</u> ≑			0									
with Group 0(4) with Group 0(Name	Status														
Bit Common Lunck Name: xou005_0 Pat xou005_0 Name: xou005_0 Pat xou05_0 Pat xou05_0 Pat xou05_0 Pat xou05_0 Pat <td>> BERT (BERT)</td> <td></td> <td>^</td> <td></td>	> BERT (BERT)		^													
Bit Status Bits Errors EER BERT Reset TX PRE-OL		Onli0 Locked														
Norward 22 202 Gbps Netr_Xov1 22 202 Gbps Netr_Xov2 22 8000 Gbps Netr_Xov2 22 8000 Gbps Norward 22 8000 Gbps Name ? _ C Xou095_0 • • • • • • • Part xou095_0 Part xou095_0 Part xou095_0 Cemeral Properties Trice + • Cemeral Properties To Console Messages Serial IO Links × Serial IO Scas ? - C C Name * 1 X RX Status Bits Errors BER BER PRES Y Pati Xou036, Code Bits No content * Classical Code Code * • • • • • • • • • • • • • • • • • • •	MGT X0Y0	28.000 Gbps														
R: MGT_X0Y2 28 000 Gbps B: MGT_X0Y2 28 000 Gbps B: MGT_X0Y2 28 000 Gbps B: MGT_X0Y2 28 000 Gbps Marraware Device Properties ?	MGT X0Y1	28.020 Gbps														
No content Colspan="2">Serial IO Links × Serial IO Scass ? _ O C ? _ O Q I I I Reset N Pres 31-bit × Dos-Cou. TX Reset RX Reset RX PLL S. TX PLL S. V I TX RX Status BERT Reset X Pres 31-bit × Dos Cou. TX Reset RX Reset RX PLL S. TX PLL S. V I TX RX Status BERT Reset X Pres 31-bit × Dos Cou. TX Reset RX Reset RX Reset RX Reset RX Reset RX Reset	MGT_X0Y2	28.000 Gbps														
No content Mardware Device Properties No content @ xou095_0 + + + + <td>NGT YOV3</td> <td>28 000 Ghne</td> <td>~</td> <td></td>	NGT YOV3	28 000 Ghne	~													
● xcw095_0 ● ● ● Name: xcw095_0 Part xcw095_0 Part xcw095_0 General Properties Tc1 Console Messages Serial I/O Links × Serial I/O Scans	Hardware Device Properties	? _ 🗆 🗳	×		No cont	ent										
Name: xou095_0 Pat: xou095_0 xou095 Pat: xou095 xou095 General Properties Tcl Console Messages Serial I/O Links Serial I/O Scans Z <thz< td=""><td>@ xcvu095_0</td><td>← → -</td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></thz<>	@ xcvu095_0	← → -	0													
Part xouu095 Ceneral Properties Tcl Console Messages Serial I/O Links × Serial I/O Scans C TX Xame * 1 V TX Mame * 1 V Undprouped Link V Link 3 Reset PRBS 31-bit PRBS 31-bit 000 dB 6.02 dB 4.6 mV ✓ Reset cocked Locked V Link 1 Mott_X0Y3/TX MGT_X0Y3/RX 28.000 Gbps 8.059E12 0E0 1.241E-13 Reset PRBS 31-bit 0.00 dB 6.02 dB 4.6 mV ✓ Reset cocked Locked 4 Link 2 Mot_X0Y2/TX MGT_X0Y3/RX 28.000 Gbps 8.059E12 0E0 1.241E-13 Reset PRBS 31-bit 0.00 dB 6.02 dB 4.6 mV ✓ Reset cocked Locked Locked Locked Locked <td>Name: xcvu095 0</td> <td></td> <td>^</td> <td></td>	Name: xcvu095 0		^													
Serial I/O Links × Serial I/O Scans 7	Part: xcvu095															
Ceneral Properties Console Messages Serial UO Links × Serial UO Links Serial UO Links N <			>													
Tcl Console Messages Serial I/O Links × Serial I/O Canso Serial I/O Links ×	General Properties															
TCI Console Messages Serial I/O Links × Serial I/O Scans Serial I/O Links × Serial I/O Links × Serial I/O Scans Serial I/O Links × Serial I/O Links × Serial I/O Scans Serial I/O Links × Serial Links × Serial I/O Links × Serial I/O Links × Serial I																
Q X RX Status Bits Errors BER BERT Reset TX Pattern RX Pattern TX Pre-Cur. TX Dtlf Swing DFE Ena. TX Reset RX Reset RX PLLS TX PLLS TX Public © Unprouped Link.	Tcl Console Messages Serial I/O Lin	ks × Serial I/O Scans														? _ 🗆 🖾
Name 1 TX RX Status Bits Errors BER BERT Reset TX Pattern TX Pattern TX Pro-Cur. TX Post-Cu. TX Diff Swing DFE na. TX Reset RX Reset RX PLLS. TX PLLS. TX Pattern TX Pro-Cur. TX Post-Cu. TX Diff Swing DFE na. TX Reset RX Reset RX PLLS. TX PLLS. TX Pll S ** 0 Link Group 0 (4) Reset PRBS 31-bit v 0.00 dB 6.02 dB v 8.46 mV v Ø Reset Reset Locked *% Link 2 MGT_X0Y2/TX MGT_X0Y2/TX 28.000 Gbps 8.059E12 0E0 1.241E-13 Reset PRBS 31-bit v 0.00 dB v 6.02 dB v 8.46 mV v Ø Reset Reset Locked	Q															
Image: Description of the section of the sectin of the section of the section of the section of the sec	Name v1 TX RX	(Status	Bits	Errors 8	BER	BERT Reset	TX Pattern	RX Pattern	TX Pre-Cur	TX Post-Cu	TX Diff Swing	DFE Ena	TX Reset	RX Reset	RX PLL S	TX PLL Statu
	Ungrouped Link															
№ №	 S Link Group 0 (4) 					Reset	PRBS 31-bit 🗸	PRBS 31-bit ~	0.00 dB 🗸	6.02 dB 🛩	846 mV 🛩	✓	Reset	Reset		
% Link 2 MGT_X0V2TX MGT_X0V2RX (28.000 Gbps 8.059E12 0 C0 1 2.41E-13 Reset PRBS 31-bit ∨ PRBS 31-bit ∨ 8.02 dB ∨ 8.46 mV ∨ ✓ Reset Locked % Link 1 MGT_X0V1TX MGT_X0VGRV 28.020 Gbps 8.059E12 0 C0 1 2.41E-13 Reset PRBS 31-bit ∨ PRBS 31-bit ∨ 0.00 dB ∨ 6.02 dB ∨ 846 mV ∨ ✓ Reset Locked % Link 1 MGT_X0V1TX MGT_X0VGRV 28.020 Gbps 8.059E12 0 C0 1 2.41E-13 Reset PRBS 31-bit ∨ 0.00 dB ∨ 6.02 dB ∨ 846 mV ∨ ✓ Reset Locked Locked % Link 1 MGT_X0V1TX MGT_X0VGRV 28.000 Gbps 8.098E12 0 C0 1 2.98E1 PRBS 31-bit ∨ 0.00 dB ∨ 6.02 dB ∨ 846 mV ∨ ✓ Reset Locked Locked % Link 1 MGT_X0V1TX MGT_X0VGRV 28.000 Gbps 8.088E12 0 C0 1 2.98E1 Not X Ø Reset Locked Locked	% Link 3 MGT_X0Y3/TX MG	T_X0Y3/RX 28.000 Gbps	8.059E12	0E0	1.241E-13	Reset	PRBS 31-bit 🗸	PRBS 31-bit 🗸	0.00 dB ❤	6.02 dB ❤	846 mV 🛩	✓	Reset	Reset	Locked	Locked
% Link 1 MGT_X0YI/TX_MGT_	& Link 2 MGT_X0Y2/TX MG	T_X0Y2/RX 28.000 Gbps	8.059E12	0E0	1.241E-13	Reset	PRBS 31-bit ~	PRBS 31-bit ~	0.00 dB ❤	6.02 dB ∽	846 mV ❤	✓	Reset	Reset	Locked	Locked
% Link 0 MGT_X0Y0/TX MGT_X0Y0/TX 128.000 Gbps 8.088E12 0E0 1.236E-13 Reset PRBS 31-bit PRBS 31-bit 0.00 dB 🗸 6.02 dB 🗸 846 mV 🗸 Reset Reset cocked Locked	S Link 1 MGT_X0Y1/TX MG	T_X0Y1/RX 28.020 Gbps	8.059E12	0E0	1.241E-13	Reset	PRBS 31-bit ~	PRBS 31-bit V	0.00 dB 🗸	6.02 dB ♥	846 mV 🗸	✓	Reset	Reset	Locked	Locked
	S Link 0 MGT_X0Y0/TX MG	T_X0Y0/RX 28.000 Gbps	8.088E12	0E0	1.236E-13	Reset	PRBS 31-bit 🗸	PRBS 31-bit V	0.00 dB 🗸	6.02 dB ♥	846 mV 🛩	\checkmark	Reset	Reset	_ocked	Locked
	<															>

Figure 1-23: Serial I/O Analyzer Links

In Case of RX Bit Errors

If there are initial bit errors after linking, or as a result of changing the TX or RX pattern, click the respective **BERT Reset** button to zero the count.

If the MGT Link **Status** shows No Link for one or more transceivers:

- Make sure the blue elastomer seal is connected to the bottom of the Bulls Eye cable and the cable is firmly connected and flush on the board.
- Increase the TX differential swing of the transceiver (to compensate for any loss due to PCB process variation).
- Click the respective **TX Reset** button followed by **BERT Reset**.



Additional information on the Vivado Design Suite and IBERT core can be found in Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 5] and in LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers: Product Guide for Vivado Design Suite (PG132) [Ref 7].

Closing the IBERT Demonstration

To stop the IBERT demonstration:

- 1. Close the Vivado Design Suite by selecting **File > Exit.**
- 2. Place the main power switch SW1 in the off position.

Chapter 2



Creating the IBERT Cores

Creating the GTH IBERT Core

The Vivado® Design Suite 2017.2 is required to rebuild the designs shown here.

This section provides a procedure to create a single Quad GTH IBERT core. The procedure assumes Quad 224 at 12.5 Gb/s line rate, but cores for any of the GTH Quads with any supported line rate can be created following the same series of steps.

For more details on generating IBERT cores, see the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 5].

- 1. Start the Vivado Design Suite.
- 2. In the Vivado Design Suite window, click **Manage IP** (highlighted in Figure 2-1) and select **New IP Location**.





Figure 2-1: Vivado Design Suite Initial Window



3. In the Manage IP Settings window, click the (...) button next to the Part field to select the target part. Use the drop-down menu items to filter the devices. Select the **xcvu095-ffvb2104-3-e** device (see Figure 2-2). Click **OK**.

elect: Derts	Boards								
Filter									
Product category:	All			✓ S	pee <u>d</u> grade	: -3			~
Eamily:	Virtex UltraS	cale		~ I	emp grade:	All	Remainin	g	~
Package:	ffvb2104			~					
			E	eset All Filt	ers				
arch: Q-			~						
art	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transceivers
xcvu080-ffvb2104-	3-e 2,104	702	445712	891424	1421	0	672	64	0
xcvu095-ffvb2104-	3-е 2,104	702	537600	1075200	1728	0	768	64	0

Figure 2-2: **Select Device**



 Back on the Manage IP window, select Verilog for Target language, Vivado Simulator for Target simulator, Mixed for Simulator language, and a directory to save the customized IP (Figure 2-3). Click Finish.

Note: Make sure the directory name does not include spaces.

New IP Location	
Manage IP Settin Set options for cr	ngs eating and generating IP.
Part:	الله xcvu095-ffvb2104-3-e
Target language:	Verilog
Target simulator:	Vivado Simulator 👻
Simulator language:	Mixed
IP location:	H:/VCU1287
	< Back Next > Einish Cancel

X15568-121416

Figure 2-3: Manage IP Settings



5. In the IP Catalog window, expand the Debug & Verification folder, expand the Debug folder, and double-click **IBERT UltraScale GTH** (Figure 2-4).

IP Catalog		? 🗆	L X
Cores Interfaces			
≍ ≑ 释 € ♪ ∅ 0 Q·			»
Name	~1	AXI4	
Vivado Repository			^
> 🗅 Alliance Partners			_
Automotive & Industrial			
> 🗅 AXI Infrastructure			
> 🖨 AXIS Infrastructure			_
> 🖨 BaselP			
> 🚍 Basic Elements			
Communication & Networking			
✓ ☐ Debug & Verification			
✓ ☐ Debug			
👎 Debug Bridge			
IBERT 7 Series GTH			
IBERT 7 Series GTP			
IBERT 7 Series GTX			
👎 IBERT 7 Series GTZ			
👎 IBERT Ultrascale GTH			
👎 IBERT Ultrascale GTY			
Analyzar)			Strop Y

Figure 2-4: IP Catalog

X18867-041017



6. A Customize IP window opens. In the Protocol Definition tab, set the LineRate(Gbps) to **12.5**. Change Refclk(MHz) to **125**. Keep defaults for other fields (Figure 2-5).



Figure 2-5: Customize IP — Protocol Definition



 In the Protocol Selection tab, use the Protocol Selected drop-down menu next to QUAD_224 to select Custom 1/12.5 Gb/s and select MGTREFCLK0 224 from the REFCLK Selection menu (Figure 2-6).

show disabled ports	Component Name ibert ultra	scale gth 0			
	Protocol Definition Advan	ced Settings Protocol Selection	Clock S	Settings Summary	
	Please select Protocol-Quad	combination			
	GTH Location	Protocol Selected	R	efclk Selection	
rxp_i[3:0]	QUAD_224	Custom 1 / 12.5 Gbps	- 1	MGTREFCLK0 224	,
gtrefclk0_i(0:0) gtrefclk1_i(0:0)	QUAD_225	None	+ 1	Vone	•
gtnorthrefclk0_i[0:0]	QUAD_226	None	* 1	Vone	,
gtnorthretcik1_i[U:U] gtsouthrefcik0_i[0:0]	QUAD_227	None	- 1	None	•
gtsouthrefolk1_i[0:0]	QUAD_228	None	* 1	None	
gtrefolk10_j[0:0] txn_o[3:0] gtrefolk10_j[0:0] txn_o[3:0]	QUAD_229	None	- 1	Vone	
gtrefclk01_j[0:0] rxoutclk_o[3:0]	QUAD_230	None	* 1	None	•
gtnorthrefclk00_i[0:0] txoutclk_o[3:0] =	QUAD_231	None	* 1	None	,
gtnorthrefolk01_[0:0] gtnorthrefolk11_[0:0] gtsouthrefolk00_[0:0] gtsouthrefolk01_[0:0] gtsouthrefolk10_[0:0] gtsouthrefolk11_[0:0] elk					

Figure 2-6: Customize IP — Protocol Selection



8. In the Clock Settings tab, select **DIFF SSTL15** for the I/O Standard, enter **AW14** for the P Package Pin (the FPGA pins to which the system clock is connected), and make sure the Frequency (MHz) is set to **300** (Figure 2-7). Click **OK**.

Documentation 📄 IP Location C Switch to	Defaults					
Show disabled ports	Component Name it	pert_ultrascale_gth_0				
	Protocol Definition	Advanced Setting	Protocol Selection	Clock Settings	Summary	
	Add RXOUTCLK	Probes				
	Clock Type	Source	I/O Standard	P Package Pin	Frequency(MHz)	
- rxn_i[3:0]	System Clock	External 👻	DIFF SSTL15 *	AW14	300	6
gtsoutherious_[0:0] gtsoutherious_[0:0] gtsoutherious_[0:0] gtrefolk(0:j[0:0] trefolk(0:j[0:0] trefolk(0:j[0:0] gtrefolk(0:j[0:0] refolk(0:j[0:0] refolk(0:j[0:0] trefolk(0:j[0:0] trefolk(0:j[0:0] gtrefolk(0:j[0:0] gtrefolk(0:j[0:0] gtrefolk(0:j[0:0]						

Figure 2-7: Customize IP — Clock Settings



9. Select the **Global Synthesis** option and click **Generate** to generate the output product (Figure 2-8).

💫 Generate Output Products	×
The following output products will be generated.	4
Preview	
Q ≚ ≑	
✓ ₽ ibert_ultrascale_gth_0.xci (OOC per IP)	
Instantiation Template	
Synthesized Checkpoint (.dcp)	
🗂 Change Log	
Synthesis Options	
Out of context per IP	
Run Settings	
Number of jobs: 4 🗸 🗸	
Apply Generate	S <u>k</u> ip
	V10071 01101

Figure 2-8: Generate Output Products



 From the Project Manager window, in the Sources window, right-click the **IBERT IP** and select **Open IP Example Design** (Figure 2-9). Specify a location to save the design, click **OK**, and the example design launches in a new Vivado Design Suite window.

ROJECT MANAGER - xcvu095-ffvb2104	I-3-e			?
Sources		? _ 🗆 🖒 X	IP Catalog	? 🗆 🖒 X
Q ¥ ♦ +		0	Cores Interfaces	
✓ □ IP (1) → ⊕ ibert ultrascale oth 0 (60)			≍ ≑ ≉ •⊈ ≯ ⊘ ⊕ 0	>>
· · · · · · · · · · · · · · · · · · ·	Source File Prop	erties Ctrl+E	Name	~1
	Enable Core Cor	tainer	> Basic Elements	
	Re-customize IP		> Communication & Networking	
	Casasata Output	 Dre duate	 Debug & Verification 	
	Generale Output	Products	✓ ☐ Debug	
	Reset Output Pro	ducts	👎 Debug Bridge	
	Upgrade IP		IBERT 7 Series GTH	
	Copy IP		IBERT 7 Series GTP	
	Open IP Example	Design	IBERT 7 Series GTX	
	IP Documentatio	n 🕨	👎 IBERT 7 Series GTZ	
	Copy Shored Los	io into Droja et	👎 IBERT Ultrascale GTH	
	Copy Shared Log	ne into Froject	👎 IBERT Ultrascale GTY	
	Report IP Status		ILA (Integrated Logic Analyzer)	
	X Remove IP from	Project Delete	In System IBERT	
	Set File Type		JTAG to AXI Master	
	Set Used In		👎 System ILA	
			₽ VIO (Virtual Input/Output)	
	+ Add Existing IP		Discontinued Simulation Clock Generator	
Hierarchy IP Sources			Discontinued Simulation Reset Constate	
				V19972 0410

Figure 2-9: **Open IP Example Design**



11. From the Sources window, Design Sources should now show the IBERT design example (Figure 2-10).

PROJECT MANAGER - ibert_ultrascale_gth_0_ex
Sources ? _ D Ľ ×
$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{a} \mid \mathbf{+} \mid \mathbf{Z} \mid 0$
🕆 🚍 Design Sources (4)
@ example_ibert_ultrascale_gth_0 (example_ibert_ultrascale_gth_0.v) (1)
> 👎 u_ibert_gth_core : ibert_ultrascale_gth_0 (ibert_ultrascale_gth_0.xci)
> 🚍 Text (3)
✓
✓
example_ibert_ultrascale_gth_0.xdc
ibert_ultrascale_gth_ip_example.xdc
Simulation Sources (3)
Hierarchy IP Sources Libraries Compile Order

X18873-041017

Figure 2-10: Design Sources File Hierarchy



12. Click **Run Synthesis** from the Flow Navigator to synthesize the design (Figure 2-11).



Figure 2-11: Run Synthesis



13. When the synthesis is done, a Synthesis Completed window opens. Select **Run Implementation** and click **OK** (Figure 2-12).

Synthesis Completed
Synthesis successfully completed.
Next
• Run Implementation
Open Synthesized Design
◯ <u>V</u> iew Reports
Don't show this dialog again
OK Cancel
X18875-04101

Figure 2-12: Synthesis Completed

14. When the implementation is done, an Implementation Completed window opens. Select **Generate Bitstream** and click **OK** (Figure 2-13).

Implementation Completed
Implementation successfully completed.
Next
Open Implemented Design
Oenerate Bitstream
◯ <u>V</u> iew Reports
Don't show this dialog again
OK Cancel
X18876-041017

Figure 2-13: Implementation Completed



15. When the Bitstream Generation Completed dialog window appears, click **Cancel** (Figure 2-14).



Figure 2-14: Bitstream Generation Complete

16. Navigate to the

 $\dots \verb+ ibert_ultrascale_gth_0_example_gth_0_example_g$

e.runs\impl_1 directory to locate the generated bitstream.



Creating the GTY IBERT Core

The Vivado Design Suite 2017.2 is required to rebuild the designs shown here.

This section provides a procedure to create a single Quad GTY IBERT core. The procedure assumes Quad 124 at 28.00 Gb/s line rate, but cores for any of the GTY Quads with any supported line rate can be created following the same series of steps.

For more details on generating IBERT cores, see *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 5].

- 1. Start the Vivado Design Suite.
- 2. In the Vivado Design Suite window, click **Manage IP** (highlighted in Figure 2-1) and select **New IP Location**.
- 3. In the Manage IP Settings window, click the (...) button next to the Part field to select the target part. Use the drop-down menus to filter the devices. Select the **xcvu095-ffvb2104-3-e** device (see Figure 2-2). Click **OK**.
- Back on the Manage IP Catalog window, select Verilog for Target language, Vivado Simulator for Target simulator, Mixed for Simulator language, and a directory to save the customized IP (Figure 2-3). Click Finish.

Note: Make sure the directory name does not include spaces.





5. In the IP Catalog window, expand the Debug & Verification folder, expand the Debug folder, and double-click **IBERT UltraScale GTY** (Figure 2-15).

IP Catalog	? 🗆 🖒 🗙
Cores Interfaces	
≍ ≑ 释 •€ ≯ <i>∂</i> ⊕ 0 Q.	>>
Name	∧1 AXI4
Vivado Repository	^
> 🗁 Alliance Partners	
> 🗁 Automotive & Industrial	
> 🗁 AXI Infrastructure	
> 🗁 AXIS Infrastructure	
> 🖀 BaselP	
> 🚡 Basic Elements	
Communication & Networking	
✓	
🗠 🗁 Debug	
👎 Debug Bridge	
IBERT 7 Series GTH	
IBERT 7 Series GTP	
IBERT 7 Series GTX	
IBERT 7 Series GTZ	
👎 IBERT Ultrascale GTH	
P IBERT Ultrascale GTY	
T II A (Integrated Legis Applyzer)	AVIA AVIA Otroop

Figure 2-15: IP Catalog



6. A Customize IP window opens. In the Protocol Definition tab, set the LineRate(Gb/s) to **28.00.** Change Refclk(MHz) to **125**. Keep defaults for the other fields (Figure 2-16).

Show disabled ports	Component Name	ibert_ultrascale_gty_	0						
	Protocol Definitio	n Advanced Setting	gs Protocol Se	lection	Clock Sett	ings	Summary		
	The maximum n	umber of quads availa	ble for this device	is 8					
	Number of Proto	cols						1	~
- rxn_i[3:0]	Protocol	LineRate(Gbps)	DataWidth	Refclk(MHz)	Quad	Count	PLL	
■ rxp_i(3:0] ■ gtrefclk0 i[0:0]	Custom 1 💌	28 🚳	80 👻	125	*	1	*	QPLL0	•
gtsouthrefolk1_[0:0] gtrefolk0_[0:0] gtrefolk0_[0:0] txn_o[3:0] gtrefolk10_[0:0]									

Figure 2-16: **Customize IP — Protocol Definition**



 In the Protocol Selection tab, use the Protocol Selected drop-down menu next to QUAD_124 to select Custom 1 / 28.00 Gbps and select MGTREFCLK0 124 from the REFCLK Selection menu (Figure 2-17).

Show disabled ports	Component Name ibert	ultrascale gty 0				
	Protocol Definition Ad	vanced Settings	Protocol Selection 0	Clock Settings	Summary	
	Please select Protocol-C	uad combination				
rxn_j[3:0] rxp_j[3:0] gtrefolk0_j[0:0] gtrefolk1_j[0:0]	GTY Location	Protocol	Selected	Refclk Sele	ection	
	QUAD_124	Custom	1/28 Gbps	 MGTREFC 	CLK0 124	
	QUAD_125	None		 None 	ż	
gtnorthrefclk0_j[0:0]	QUAD_126	None	None 👻			
gtsouthrefolk0_i[0:0]	QUAD_127	None	None 🔻			
stsouthrefolk1_i[0:0]	QUAD_128	None	None 🔻		None	
gtrefclk10_i[0:0] txn_o[3:0] =	QUAD_129	None	None 🔻			
gtrefolk01_j[0:0] gtrefolk11_j[0:0]	QUAD_130	None	None 🔻			
gtnorthrefolk00_i[0:0]	QUAD_131	None		 None 		
gtnorthrefolk01_[0:0] gtnorthrefolk11_[0:0] gtsouthrefolk00_[0:0] gtsouthrefolk01_[0:0] gtsouthrefolk01_[0:0] gtsouthrefolk11_[0:0] olk						

Figure 2-17: Customize IP — Protocol Selection



 In the Clock Settings tab, select **DIFF SSTL15** for the I/O Standard, enter **AW14** for the P Package Pin (the FPGA pins where the system clock is connected), and make sure the Frequency (MHz) is set to **300** (Figure 2-18). Click **OK**.



Figure 2-18: Customize IP — Clock Settings



9. Select the **Global Synthesis** option and click **Generate** to generate the output product. (Figure 2-19).

Generate Output Products	×
The following output products will be generated.	4
Preview	
Q, 素 ≑	
✓ ₽ ibert ultrascale gtv 0.xci (OOC per IP)	
Instantiation Template	
Synthesized Checkpoint (.dcp)	
🗇 Change Log	
Synthesis Options	
💽 <u>G</u> lobal	
Out of context per IP	
Dun Sottingo	
Number of jobs: 4 🗸	
? <u>Apply</u> G <u>e</u> nerate	S <u>k</u> ip
	¥10000 04

Figure 2-19: Generate Output Products



 From the Project Manager window, in the Sources window, right-click the **IBERT IP** and select **Open IP Example Design** (Figure 2-20). Specify a location to save the design, click **OK**. The example design launches in a new Vivado Design Suite window.



Figure 2-20: **Open IP Example Design**



11. In the sources window, Design Sources should now show the IBERT design example (Figure 2-21).

Project Manager - ibert_ultrascale_gty_0_example				
Sources _		2	×	
🔍 🔀 🚔 📑 📓 📕				
Design Sources (3)	ale <u>c</u> ity_(gty_).xc	_0.v) i)	
III III III IF Sources Libraries Compile Order		•		
6 Sources V remplates	×	1559	5 121	11

Figure 2-21: Design Sources File Hierarchy

- 12. Click **Run Synthesis** from the Flow Navigator to synthesize the design (Figure 2-11).
- 13. When the synthesis is done, a Synthesis Completed window opens. Select **Run Implementation** and click **OK** (Figure 2-12).
- 14. When the implementation is done, an Implementation Completed window opens. Select **Generate Bitstream** and click **OK** (Figure 2-13).
- 15. When the Bitstream Generation Completed dialog window appears, click **Cancel** (Figure 2-14).
- 16. Navigate to the

```
...\ibert_ultrascale_gty_0_example\ibert_ultrascale_gty_0_exampl
e.runs\impl_1 directory to locate the generated bitstream.
```





Warranty

THIS LIMITED WARRANTY applies solely to standard hardware development boards and standard hardware programming cables manufactured by or on behalf of Xilinx ("Development Systems"). Subject to the limitations herein, Xilinx warrants that Development Systems, when delivered by Xilinx or its authorized distributor, for ninety (90) days following the delivery date, will be free from defects in material and workmanship and will substantially conform to Xilinx publicly available specifications for such products in effect at the time of delivery. This limited warranty excludes: (i) engineering samples or beta versions of Development Systems (which are provided "AS IS" without warranty); (ii) design defects or errors known as "errata"; (iii) Development Systems procured through unauthorized third parties; and (iv) Development Systems that have been subject to misuse, mishandling, accident, alteration, neglect, unauthorized repair or installation. Furthermore, this limited warranty shall not apply to the use of covered products in an application or environment that is not within Xilinx specifications or in the event of any act, error, neglect or default of Customer. For any breach by Xilinx of this limited warranty, the exclusive remedy of Customer and the sole liability of Xilinx shall be, at the option of Xilinx, to replace or repair the affected products, or to refund to Customer the price of the affected products. The availability of replacement products is subject to product discontinuation policies at Xilinx. Customer may not return product without first obtaining a customer return material authorization (RMA) number from Xilinx.

THE WARRANTIES SET FORTH HEREIN ARE EXCLUSIVE. XILINX DISCLAIMS ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, AND ANY WARRANTY THAT MAY ARISE FROM COURSE OF DEALING, COURSE OF PERFORMANCE, OR USAGE OF TRADE. (2008.10)



Do not throw Xilinx products marked with the "crossed out wheeled bin" in the trash. Directive 2002/96/EC on waste electrical and electronic equipment (WEEE) requires the separate collection of WEEE. Your cooperation is essential in ensuring the proper management of WEEE and the protection of the environment and human health from potential effects arising from the presence of hazardous substances in WEEE. Return the marked products to Xilinx for proper disposal. Further information and instructions for free-of-charge return available at: www.xilinx.com\ehs\weee.htm.





Appendix B

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Solution Centers

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select **Help > Documentation and Tutorials**.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.





References

The most up to date information related to the VCU1287 kit and its documentation is available on these websites.

Virtex UltraScale FPGA VCU1287 Characterization Kit

Virtex UltraScale FPGA VCU1287 Characterization Kit documentation

Virtex UltraScale FPGA VCU1287 Characterization Kit Master Answer Record (AR 66056)

These documents provide supplemental material useful with this guide:

- 1. VCU1287 Characterization Board User Guide (UG1121)
- 2. HW-CLK-101-SCLK2 SuperClock-2 Module User Guide (UG770)
- 3. Silicon Labs CP210x USB-to-UART Installation Guide (UG1033)
- 4. UltraScale Architecture Configuration User Guide (UG570)
- 5. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 6. Kintex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS892)
- 7. LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers: Product Guide for Vivado Design Suite (PG132)
- 8. Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS893)
- 9. Zynq-7000 All Programmable SoC Overview (DS190)
- 10. UltraScale Architecture GTH Transceivers User Guide (UG576)
- 11. Vivado Design Suite User Guide: Getting Started (UG910)
- 12. Tera Term Terminal Emulator Installation Guide (UG1036)
- 13. UltraScale FPGAs Transceivers Wizard LogiCORE IP Product Guide (PG182)

Training Resources

- 14. Vivado Design Suite Hands-on Introductory Workshop
- 15. Vivado Design Suite Tool Flow



Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2015–2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.