Isolated High Current IGBT Gate Driver

NCV57001F

NCV57001F is a variant of NCV57001 with reduced Soft-Turn-Off time suited to drive large IGBTs or power modules. NCV57001F is a high-current single channel IGBT driver with internal galvanic isolation, designed for high system efficiency and reliability in high power applications. Its features include complementary inputs, open drain FAULT and Ready outputs, active Miller clamp, accurate UVLOs, DESAT protection, and soft turn-off at DESAT. NCV57001F accommodates both 5 V and 3.3 V signals on the input side and wide bias voltage range on the driver side including negative voltage capability. NCV57001F provides > 5 kVrms (UL1577 rating) galvanic isolation and > 1200 V_{iorm} (working voltage) capabilities. NCV57001F is available in the wide-body SOIC-16 package with guaranteed 8 mm creepage distance between input and output to fulfill reinforced safety insulation requirements.

Features

- High Current Output (+4/-6 A) at IGBT Miller Plateau Voltages
- Low Output Impedance for Enhanced IGBT Driving
- Short Propagation Delays with Accurate Matching
- Active Miller Clamp to Prevent Spurious Gate Turn-on
- DESAT Protection with Programmable Delay
- Typ 550 ns Soft Turn Off during IGBT Short Circuit
- IGBT Gate Clamping during Short Circuit
- IGBT Gate Active Pull Down
- Tight UVLO Thresholds for Bias Flexibility
- Wide Bias Voltage Range including Negative VEE2
- 3.3 V to 5 V Input Supply Voltage
- 5000 V Galvanic Isolation (to meet UL1577 requirements)
- 1200 V Working Voltage (per VDE0884–10 requirements)
- High transient immunity
- High electromagnetic immunity
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant
- AEC-Q100 Qualified and PPAP Capable

Typical Applications

- Automotive Power Supplies
- HEV/EV Powertrain
- BSG Inverter
- PTC Heater



ON Semiconductor®

www.onsemi.com



SOIC-16 WB CASE 751DW

MARKING DIAGRAM



 NCV57001FDWR2G
 = Specific Device Code

 A
 = Assembly Location


 WL
 = Wafer Lot

 YY
 = Year

 WW
 = Work Week

 G
 = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.




Figure 1. Simplified Block Diagram




Figure 2. Simplified Application Schematics

Table 1. PIN FUNCTION DESCRIPTION

Pin Name	No.	I/O	Description
V _{EE2A}	1	Power	Output side negative power supply. A good quality bypassing capacitor is required from these pins to GND2 and should be placed close to the pins for
V_{EE2}	8		best results. Connect it to GND2 for unipolar supply application.
DESAT	2	I/O	Input for detecting the desaturation of IGBT due to a short circuit condition. An internal constant current source I _{DESAT-CHG} charging an external capacitor connected to this pin allows a programmable blanking delay every ON cycle before DESAT fault is processed, thus preventing false triggering. When the DESAT voltage goes up and reaches V _{DESAT-THR} , the output is driven low. Further, the /FLT output is activated, please refer to Figure 5. A 5 μs mute time apply to IN+ and IN- once DESAT occurs.
GND2	3	Power	Output side gate drive reference connecting to IGBT emitter or FET source.
		1 GWGI	
N/C	4		Not connected.
V_{DD2}	5	Power	Output side positive power supply. The operating range for this pin is from UVLO2 to its maximum allowed value. A good quality bypassing capacitor is required from this pin to GND2 and should be placed close to the pins for best results.
OUT	6	0	Driver output that provides the appropriate drive voltage and source/sink current to the IGBT/FET gate. OUT is actively pulled low during start—up and under Fault conditions.
CLAMP	7	I/O	Provides clamping for the IGBT/FET gate during the off period to protect it from parasitic turn—on. Its internal N FET is turned on when the voltage of this pin falls below V _{EE2} + V _{CLAMP—THR} . It is to be tied directly to IGBT/FET gate with minimum trace length for best results.
GND1	9	Power	Input side ground reference.
	16		
IN+	10	I	Non inverted gate driver input. It is internally clamped to V_{DD1} and has a pull-down resistor of 50 k Ω to ensure that output is low in the absence of an input signal. A minimum positive going pulse—width is required at IN+ before OUT responds.
IN-	11	I	Inverted gate driver input. It is internally clamped to V_{DD1} and has a pull—up resistor of 50 k Ω to ensure that output is low in the absence of an input signal. A minimum negative going pulse—width is required at IN—before OUT responds.
RDY	12	0	Power good indication output, active high when V _{DD2} is good. There is an internal 50 kΩ pull–up resistor connected to this pin. Multiple of them from different drivers can be "OR"ed together. If a low RDY event is triggered by UVLO2, the maximum low duration for RDY is 200 ns.
			OUT remains low when RDY is low. Short time delay may apply. See Figure 4 for details.
/FLT	13	0	Fault output (active low) that allows communication to the main controller that the driver has encountered a desaturation condition and has deactivated the output.
/RST	14	I	Reset input with an internal 50 k Ω pull-up resistor, active low to reset fault latch.
V_{DD1}	15	Power	Input side power supply (3.3 V to 5 V).

Table 2. ABSOLUTE MAXIMUM RATINGS (Note 1) Over operating free-air temperature range unless otherwise noted

Parameter	Symbol	Minimum	Maximum	Unit
Supply voltage, input side	V _{DD1} -GND1	-0.3	6	V
Positive Power Supply, output side	V _{DD2} -GND2	-0.3	25	V
Negative Power Supply, output side	V _{EE2} -GND2	-10	0.3	V
Differential Power Supply, output side	V _{DD2} -V _{EE2} (V _{MAX2})	0	25	V
Gate-driver output voltage	V _{OUT}	V _{EE2} - 0.3	V _{DD2} + 0.3	V
Gate–driver output sourcing current (maximum pulse width = 10 μ s, maximum duty cycle = 0.2%, V_{MAX2} = 20 V)	I _{PK-SRC}		7.8	Α
Gate-driver output sinking current (maximum pulse width =10 μ s, maximum duty cycle = 0.2%, V_{MAX2} = 20 V)	I _{PK-SNK}		7.1	А
Clamp sinking current (maximum pulse width = 10 μ s, maximum duty cycle = 0.2%, V_{CLAMP} = 3 V)	IPK-CLAMP		2.5	А
Maximum Short Circuit Clamping Time (I _{OUT_CLAMP} = 500 mA)	t _{CLP}		10	μs
Voltage at IN+, IN-, /RST, /FLT, RDY	V _{LIM} -GND1	-0.3	V _{DD1} + 0.3	V
Output current of /FLT, RDY	I _{LIM} -GND1		10	mA
Desat Voltage	V _{DESAT} -GND2	-0.3	V _{DD2} + 0.3	V
Clamp Voltage	V _{CLAMP} -GND2	V _{EE2} - 0.3	V _{DD2} + 0.3	V
Power Dissipation SOIC-16 wide package	PD			mW
Input to Output Isolation Voltage	V _{ISO}	-1200	1200	V
Maximum Junction Temperature	TJ(max)	-40	150	°C
Storage Temperature Range	TSTG	-65	150	°C
ESD Capability, Human Body Model (Note 2)	ESDHBM		± 2	kV
ESD Capability, Charged Device Model (Note 2)	ESDCDM		± 2	kV
Moisture Sensitivity Level	MSL		1	-
Lead Temperature Soldering Reflow, Pb-Free Versions (Note 3)	T _{SLD}		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114). ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101).
- Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78, 25°C.
- 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Table 3. THERMAL CHARACTERISTICS

Symbol	Parameter	Conditions	Value	Unit
RJA	Thermal Resistance, Junction-to-Air	100 mm ² , 1 oz Copper, 1 Surface Layer	150	°C/W
	cancion to 7th	650 mm ² , 1 oz Copper, 2 Surface Layers and 2 Internal Power Plane Layers	84	

- 4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 5. Values based on copper area of 100 mm² (or 0.16 in²) of 1 oz copper thickness and FR4 PCB substrate.

Table 4. OPERATING RANGES (Note 6)

Parameter	Symbol	Min	Max	Unit
Supply voltage, input side	V _{DD1} -GND1	UVLO1	5.5	V
Positive Power Supply, output side	V _{DD2} -GND2	UVLO2	24	V
Negative Power Supply, output side	V _{EE2} -GND2	-10	0	V
Differential Power Supply, output side	V _{DD2} -V _{EE2} (V _{MAX2})	0	24	V
Low level input voltage at IN+, IN-, /RST	V _{IL}	0	$0.3 \times V_{DD1}$	V
High level input voltage at IN+, IN-, /RST	V _{IH}	$0.7 \times V_{DD1}$	V_{DD1}	V
Common Mode Transient Immunity (1500 V)	dV _{ISO} /dt	100		kV/μs
Ambient Temperature	TA	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
VOLTAGE SUPPLY						
UVLO1 Output Enabled		V _{UVLO1-OUT-ON}			3.0	V
UVLO1 Output Disabled		V _{UVLO1-OUT-OFF}	2.4			V
UVLO1 Hysteresis		V _{UVLO1-HYST}	0.125			V
UVLO2 Output Enabled		V _{UVLO2-OUT-ON}	13.2	13.5	13.8	V
UVLO2 Output Disabled		V _{UVLO2-OUT-OFF}	12.2	12.5	12.8	V
UVLO2 Hysteresis		V _{UVLO2-HYST}		1		٧
Input Supply Quiescent Current	IN+ = Low, IN- = Low	I _{DD1-0}		1	2	mA
Output Low	RDY = High, /FLT = High					
Input Supply Quiescent Current	IN+ = High, IN- = Low	I _{DD1-100}		4.8	6	mA
Output High	RDY = High, /FLT = High					
Output Positive Supply	IN+ = Low, IN- = Low	I _{DD2-0}		3.3	4	mA
Quiescent Current, Output Low	RDY = High, /FLT = High, no load	7				
Output Positive Supply	IN+ = High, IN- = Low	I _{DD2-100}		4	5	mA
Quiescent Current, Output High	RDY = High, /FLT = High, no load					
Output Negative Supply Quiescent Current, Output Low	IN+ = High, IN- = Low, no load	I _{EE2-0}		0.4	2	mA
Output Negative Supply Quiescent Current, Output High	IN+ = High, IN- = Low, no load	I _{EE2-100}		0.2	2	mA
LOGIC INPUT AND OUTPUT	1	<u> </u>	1			
IN+, IN-, /RST Low Input Voltage		V _{IL}			0.3 x V _{DD1}	V
IN+, IN-, /RST High Input Voltage		V _{IH}	0.7 x V _{DD1}			V
Input Hysteresis Voltage		V _{IN-HYST}		0.15 x V _{DD1}		V
IN-, /RST Input current (50 k Ω pull-up resistor)	V _{IN-} /V _{RST} = 0 V	I _{IN-L} , I _{RST-L}		-100		μΑ
IN+ Input Current (50 kΩ pull–down resistor)	V _{IN+} = 5 V	I _{IN+H}		100		μА
RDY, /FLT Pull–up Current (50 kΩ pull–up resistor)	V _{RDY} /V _{FLT} = Low	I _{RDY-L} , I _{FLT-L}		100		μΑ
RDY, /FLT Low Level Output Voltage	I _{RDY} /I _{FLT} = 5 mA	V _{RDY-L} , V _{FLT-L}			0.3	V
Input Pulse Width of IN+, IN- for No Response at Output		t _{ON-MIN1}			10	ns
Input Pulse Width of IN+, IN- for Guaranteed Response at Output		t _{ON-MIN2}	30			ns
Pulse Width of /RST for Resetting /FLT		^t RST-MIN	800			ns
DRIVER OUTPUT						
Output Low State	I _{SINK} = 200 mA	V _{OUTL1}		0.1	0.2	V
$(V_{OUT} - V_{EE2})$	I _{SINK} = 1.0 A, T _A = 25°C	V _{OUTL3}		0.5	0.8	
Output High State	I _{SRC} = 200 mA	V _{OUTH1}		0.3	0.5	V
$(V_{DD2} - V_{OUT})$	I _{SRC} = 1.0 A, T _A = 25°C	V _{OUTH3}		0.8	1	

 $\begin{tabular}{ll} \textbf{Table 5. ELECTRICAL CHARACTERISTICS}$ $V_{DD1} = 5$ V, $V_{DD2} = 15$ V, $V_{EE2} = -8$ V. \\ For typical values $T_A = 25^{\circ}$C, for min/max values, T_A is the operating ambient temperature range that applies, unless otherwise noted. \\ \end{tabular}$

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
DRIVER OUTPUT						
Peak Driver Current, Sink (Note 7)	V _{OUT} = 7.9 V	I _{PK-SNK1}		7.1		Α
Peak Driver Current, Source (Note 7)	V _{OUT} = -5 V	I _{PK-SRC1}		7.8		Α
MILLER CLAMP				-		
Clamp Voltage	I _{CLAMP} = 2.5 A, T _A = 25°C	V_{CLAMP}		1.3	1.7	V
	I _{CLAMP} = 2.5 A, T _A = -40°C to 125°C				2.5	
Clamp Activation Threshold		V _{CLAMP-THR}	1.5	2	2.5	V
IGBT SHORT CIRCUIT CLAMPING	ì	•	•		•	
Clamping Voltage (V _{OUT} – V _{DD2})	IN+ = Low, IN- = High, I _{OUT} = 500 mA (pulse test, t _{CLPmax} = 10 μs)	V _{CLAMP} OUT		0.9	1	V
Clamping Voltage, Clamp (V _{CLAMP} - V _{DD2})	IN+ = High, IN- = Low, I _{CLAMP-CLAMP} = 500 mA (pulse test, t _{CLPmax} = 10 μs)	V _{CLAMP} -CLAMP		1.4	1.5	V
DESAT PROTECTION						
DESAT Threshold Voltage		V _{DESAT-THR}	8.5	9	9.5	V
Blanking Charge Current	V _{DESAT} = 7 V	I _{DESAT-CHG}	0.45	0.5	0.55	mA
Blanking Discharge Current		I _{DESAT-DIS}		50		mA
DYNAMIC CHARACTERISTIC						
IN+, IN- to Output High Propagation Delay	C _{LOAD} = 10 nF V _{IH} to 10% of output change for PW > 150 ns. OUT and CLAMP pins are connected together	t _{PD-ON}	40	60	90	ns
IN+, IN- to Output Low Propagation Delay	C _{LOAD} = 10 nF V _{IL} to 90% of output change for PW > 150 ns. OUT and CLAMP pins are connected together	^t PD-OFF	40	66	90	ns
Propagation Delay Distortion	T _A = 25°C, PW >150 ns	t _{DISTORT}	-15	-6	15	ns
(= t _{PD-ON} - t _{PD-OFF})	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}, PW > 150 \text{ ns}$		-25		25	
Prop Delay Distortion between Parts	PW > 150 ns	t _{DISTORT_TOT}	-30	0	30	ns
Rise Time (see Figure 3)	C _{LOAD} = 1 nF, 10% to 90% of Output Change	t _{RISE}		14		ns
Fall Time (see Figure 3)	C _{LOAD} = 1 nF, 90% to 10% of Output Change	t _{FALL}		19		ns
DESAT Leading Edge Blanking Time (See Figure 5)		t _{LEB}		450		ns
DESAT Threshold Filtering Time (see Figure 5)		[†] FILTER		370		ns
Soft Turn Off Time (see Figure 5)	C_{LOAD} = 10 nF, R_G = 10 Ω . V_{EE2} = 0 V	t _{STO}		550		ns
	C_{LOAD} = 10 nF, R_G = 10 Ω			750		
Delay after t _{FILTER} to /FLT		t _{FLT}		450	1000	ns
Input Mute Time after t _{FILTER}		t _{MUTE}		5		μs
/RST Rise to /FLT Rise Delay		t _{RST}		23	100	ns

Table 5. ELECTRICAL CHARACTERISTICS V_{DD1} = 5 V, V_{DD2} = 15 V, V_{EE2} = -8 V.

For typical values $T_A = 25^{\circ}C$, for min/max values, T_A is the operating ambient temperature range that applies, unless otherwise noted.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
DYNAMIC CHARACTERISTIC						
RDY High to Output High Delays		t _{RDY10}		55	100	ns
(see Figure 4)		t _{RDY20}				
V _{UVLO2-OUT-OFF} to RDY Low		t _{RDY1F}	6	8	15	μs
Delays (see Figure 4)		t _{RDY2F}				

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Values based on design and/or characterization.




Figure 3. Simplified Block Diagram




Figure 4. Simplified Block Diagram




Figure 5. UVLO Waveform


ORDERING INFORMATION

Device	Package	Shipping [†]
NCV57001FDWR2G	SOIC-16 Wide Body (Pb-Free)	1,000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

SOIC-16 WB, EP CASE 751DW **ISSUE A**



ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative