

## NC7SZ66 TinyLogic™ UHS 1-Bit Low Power Digital Switch

### General Description

The NC7SZ66 is a single-bit, ultra high-speed CMOS compatible digital switch. The LOW on resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a switch enable (SE) signal. When SE is HIGH, the switch is on and Port A is connected to Port B. When SE is LOW, the switch is open and a high-impedance state exists between the two ports.


### Features

- Space saving SOT23 or SC70 5-lead package
- Broad  $V_{CC}$  Operating Range 2.3V–5.5V
- $5\Omega$  switch connection between two ports
- Minimal propagation delay through the switch
- Low  $I_{CC}$
- Zero bounce in flow-through mode
- Control input compatible with CMOS input levels


### Ordering Code:

Order Number	Package Number	Package Top Mark	Package Description	Supplied As
NC7SZ66M5	MA05B	7Z66	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
NC7SZ66M5X	MA05B	7Z66	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ66P5	MAA05A	Z66	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel
NC7SZ66P5X	MAA05A	Z66	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel

### Logic Symbol



### Connection Diagram



### Pin Descriptions

Pin Names	Description
SE	Switch Enable Input
A	Bus A I/O
B	Bus B I/O

### Function Table

SE	$B_0$	Function
L	HIGH-Z State	Disconnect
H	$A_0$	Connect

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)		Recommended Operating Conditions (Note 3)	
Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V	Power Supply Operating ( $V_{CC}$ )	2.3V to 5.5V
DC Switch Voltage ( $V_S$ )	-0.5V to $V_{CC} + 0.5V$	Control Input Voltage ( $V_{IN}$ )	0V to 5.5V
DC Input Voltage ( $V_{IN}$ ) (Note 2)	-0.5V to +7.0V	Switch Input Voltage ( $V_{IN}$ )	0V to $V_{CC}$
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	-50 mA	Switch Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
DC Output ( $I_{OUT}$ ) Sink Current	128 mA	Input Rise and Fall Time ( $t_r, t_f$ )	
DC $V_{CC}/GND$ Current ( $I_{CC}/I_{GND}$ )	$\pm 100$ mA	Control Input; $V_{CC} = 2.3V-3.6V$	0 ns/V to 10 ns
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C	Control Input; $V_{CC} = 4.5-5.5V$	0 ns/V to 5 ns
Junction Lead Temperature under Bias ( $T_J$ )	+150°C	Switch I/O	0 ns/V to DC
Junction Lead Temperature ( $T_L$ ) (Soldering, 10 Seconds)	+260°C	Operating Temperature ( $T_A$ )	-40°C to +85°C
Power Dissipation ( $P_D$ ) @ +85°C		Thermal Resistance ( $\theta_{JA}$ )	
SOT23-5	200 mW	SOT23-5	300°C/Watt
SC70-5	150 mW	SC70-5	425°C/Watt

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

**Note 3:** Unused inputs must be held HIGH or LOW. They may not float.

### DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			Units	Conditions
			Min	Typ (Note 5)	Max		
$V_{IH}$	HIGH Level Input Voltage	2.3-5.5	$0.7 V_{CC}$			V	
$V_{IL}$	LOW Level Input Voltage	2.3-5.5	$0.3 V_{CC}$			V	
$I_{IN}$	Ctrl Input Leakage Current	0-5.5	$\pm 1.0$			$\mu\text{A}$	$0 \leq V_{IN} \leq 5.5V$
$I_{OFF}$	OFF Leakage Current	2.3-5.5	$\pm 10.0$			$\mu\text{A}$	$0 \leq A, B \leq V_{CC}$
$R_{ON}$	Switch On Resistance (Note 4)	4.5	3	7	$\Omega$	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$	
			5	12	$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$	
			7	15	$\Omega$	$V_{IN} = 4.5V, I_{IN} = 30 \text{ mA}$	
		3.0	4	9	$\Omega$	$V_{IN} = 0V, I_{IN} = 24 \text{ mA}$	
			10	20	$\Omega$	$V_{IN} = 3V, I_{IN} = 24 \text{ mA}$	
		2.3	5	12	$\Omega$	$V_{IN} = 0V, I_{IN} = 8 \text{ mA}$	
$I_{CC}$	Quiescent Supply Current	5.5	13	30	$\Omega$	$V_{IN} = 2.3V, I_{IN} = 8 \text{ mA}$	
			$10$		$\mu\text{A}$	$V_{IN} = V_{CC} \text{ or } GND$ $I_{OUT} = 0$	

**Note 4:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

**Note 5:** All typical values are at the specified  $V_{CC}$ , and  $T_A = 25^\circ\text{C}$ .

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C, C <sub>L</sub> = 50 pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω			Units	Conditions	Fig. No.
			Min	Typ (Note 6)	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 7)	2.3–2.7		1.2	ns	V <sub>IN</sub> = OPEN	Figure 1 Figure 2	
		3.0–3.6		0.8	ns			
		4.5–5.5		0.3	ns			
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	2.3–2.7	1.5	3.3	7.0	ns	V <sub>IN</sub> = 2 x V <sub>CC</sub> for t <sub>PZL</sub>	Figure 1 Figure 2
		3.0–3.6	1.5	2.4	5.5	ns	V <sub>IN</sub> = 0V for t <sub>PZH</sub>	
		4.5–5.5	1.5	2.0	4.5	ns		
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	2.3–2.7	1.5	5.3	9.0	ns	V <sub>IN</sub> = 2 x V <sub>CC</sub> for t <sub>PLZ</sub>	Figure 1 Figure 2
		3.0–3.6	1.5	4.0	7.0	ns	V <sub>IN</sub> = 0V for t <sub>PHZ</sub>	
		4.5–5.5	1.5	2.7	5.0	ns		


**Note 6:** All typical values are at the specified V<sub>CC</sub>, and T<sub>A</sub> = 25°C.

**Note 7:** This parameter is guaranteed by design but is not tested. The switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## Capacitance

Symbol	Parameter	Typ	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	2		pF	V <sub>CC</sub> = 0V
C <sub>I/O</sub>	Input/Output Capacitance	6		pF	V <sub>CC</sub> = 5.0V

## AC Loading and Waveforms




Input driven by 50Ω source terminated in 50Ω

C<sub>L</sub> includes load and stray capacitance.

Input PRR = 1.0 MHz; t<sub>w</sub> = 500 ns

**FIGURE 1. AC Test Circuit**




**FIGURE 2. AC Waveforms**

## Tape and Reel Specification

### TAPE FORMAT


Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
M5, P5	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	250	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed
M5X, P5X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

### TAPE DIMENSIONS inches (millimeters)




Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>0</sub>	DIM P1	DIM W
SC70-5	8 mm	0.093 (2.35)	0.096 (2.45)	0.138 ± 0.004 (3.5 ± 0.10)	0.053 ± 0.004 (1.35 ± 0.10)	0.157 (4)	0.315 ± 0.004 (8 ± 0.1)
SOT23-5	8 mm	0.130 (3.3)	0.130 (3.3)	0.138 ± 0.002 (3.5 ± 0.05)	0.055 ± 0.004 (1.4 ± 0.11)	0.157 (4)	0.315 ± 0.012 (8 ± 0.3)

REEL DIMENSIONS inches (millimeters)





Tape Size	A	B	C	D	N	W1	W2	W3
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)

**Physical Dimensions** inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION



DETAIL A


NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MO-178, ISSUE B, VARIATION AA, DATED JANUARY 1999.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.

MA05BRevC

5-Lead SOT23, JEDEC MO-178, 1.6mm  
Package Number MA05B

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA05ARevC

**5-Lead SC70, EIAJ SC-88a, 1.25mm Wide  
Package Number MAA05A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)