

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

Notification# 20200203002 Datasheet for DP83867CS, DP83867IS, DP83867E Information Only

Date: March 04, 2020

To: PREMIER FARNELL PCN

Dear Customer:

This is an information-only announcement of a change to the datasheet for a device that is currently offered by Texas Instruments.

The changes discussed within this notification are for your information only.

Any negotiated alternative change requirements will be provided via the customer's defined process. Customers with previously negotiated, special requirements will be handled separately. Any inquiries should be directed to your local Field Sales Representative.

For questions regarding this notice, contact your local Field Sales Representative or the PCN Manager (PCN www admin team@list.ti.com).

Sincerely,

PCN Team SC Business Services

Information Only Attachments

Products Affected:

The devices listed on this page are a subset of the complete list of affected devices. According to our records, these are the devices that you have purchased within the past twenty-four (24) months. The corresponding customer part number is also listed, if available.

DEVICEDP83867ERGZT

CUSTOMER PART NUMBER

null

Technical details of this Product Change follow on the next page(s).

				00000	200	1 = = = =			4 0000		
		mber:		002030				ar.	4, 2020	J	
	le:					DP83867IS, DP8386				1	
Cu	stom	er Contact:	PCN N	Manage	<u>er</u>			De	pt:	Quality Servi	ces
Ch	ange	Type:									
	Asse	embly Site				Design			Wafer	Bump Site	
	Asse	embly Process			\boxtimes	Data Sheet				Bump Materia	
		embly Materia				Part number chang	e		Wafer	Bump Process	S
	_	hanical Specif			Щ	Test Site				Fab Site	
	Pack	king/Shipping,	Labelir	ng		Test Process				Fab Materials	
									Wafer	Fab Process	
					No	otification Deta	ils				
		tion of Chan									
			•			ouncing an informa	,	no	tificatio	on.	
						ated as summarized	below.				
Th	e follo	wing change l	nistory	provid	es f	further details.					
4	Tex	AS					_			DD0000710 D1	
4	TEX INS	AS TRUMENTS								, DP83867IS, DF	
_	INS	AS TRUMENTS from Revision B	(March 2	2017) to	Rev	vision C				, DP83867IS, DF 2015-REVISED DECE	
_	INS	TRUMENTS from Revision B	A			INTERNATION OF THE STATE OF THE	SNLS504	IC -(OCTOBER 2	2015-REVISED DECE	Page
_	INS anges Added	TRUMENTS from Revision B Time Sensitive N	Network ((TSN) Co	mpl	liant" to Features	SNLS504	IC -(OCTOBER 2	2015-REVISED DECE	Page1
_	Added Chang	from Revision B "Time Sensitive I ged "Fast Link up /	Network ((TSN) Co	ompl	liant" to Features "Fast Link Drop Mode" in	SNLS504	IC -C	OCTOBER 2	2015-REVISED DECE	Page 1
_	Added Chang Added	from Revision B "Time Sensitive N ged "Fast Link up / "Field Bus Suppo	Network (Link Dro	(TSN) Co	ompl s" to	liant" to Features "Fast Link Drop Mode" in	SNLS504	4C - (OCTOBER 2	2015-REVISED DECE	Page
_	Added Chang Added Delete	from Revision B "Time Sensitive It ged "Fast Link up / "Field Bus Suppo	Network (Link Dro ort" to App	(TSN) Co op Modes plications nd pulldo	ompl s" to s	liant" to Features "Fast Link Drop Mode" in	SNLS504 Features re disabled	wh	en the de	2015-REVISED DECE	Page
_	Added Chang Added Delete mode	from Revision B "Time Sensitive I ged "Fast Link up / "Field Bus Suppo ed "NOTE: Internal after power up." fr	Network (Link Dro ort" to App pullup a com Pin F	(TSN) Co op Modes plications nd pulldo unctions	ompl s" to s own	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a	Features	wh	en the de	2015-REVISED DECE	Page
_	Added Chang Added Delete mode Added	from Revision B I "Time Sensitive N ged "Fast Link up / I "Field Bus Suppo ed "NOTE: Internal after power up." fr	Network (Link Dro ort" to App pullup are om Pin F ings to A	(TSN) Co op Modes plications and pulldo functions	ompl s" to s own s	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a	SNLS504 Features re disabled	wh	en the de	2015-REVISED DECE	Page
_	Added Chang Added Delete mode Added Added	from Revision B "Time Sensitive N ged "Fast Link up / "Field Bus Supported "NOTE: Internal after power up." fr XI pin voltage rat	Network (Link Dro ort" to App pullup ar om Pin F ings to A section to	(TSN) Co op Modes plications nd pulldo functions bsolute N	omplos" to sown s	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a cimum Ratings	SNLS504 Features re disabled	wh	en the de	2015-REVISED DECE	Page
_	Added Chang Added Delete mode Added Added Added	from Revision B I "Time Sensitive II ged "Fast Link up II II "Field Bus Supported "NOTE: Internal after power up." fr II XI pin voltage rat II XI Input Voltage II SGMII Latency n	Network (Link Dro ort" to Appl pullup ar om Pin F ings to A section to ominal va	(TSN) Co op Modes plications and pulldo functions absolute for po Electric	ompl s" to s own s Maxi cal C	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a climum Ratings Characteristics	SNLS504 Features re disabled	wh	en the de	2015-REVISED DECE	Page
_	Added Chang Added Delete mode Added Added Chang	from Revision B I "Time Sensitive II ged "Fast Link up / I "Field Bus Suppo ed "NOTE: Internal after power up." fr I XI pin voltage rat I XI Input Voltage I SGMII Latency n	Network (Link Dro ort" to App pullup ar om Pin F ings to A section to ominal va timing di	(TSN) Coop Modes plications and pulldo functions absolute Modes to Stagrams in the policy of the pol	omples" to some some some some some some some som	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a cimum Ratings	Features	wh	en the de	evice enters function	Page Page
_	Added Chang Added Delete mode Added Added Chang Chang	from Revision B I "Time Sensitive Note of "Fast Link up / I "Field Bus Supported "NOTE: Internal after power up." from the power up." from the power up. I some of the power	Network (Link Dro ort" to App pullup ar om Pin F ings to A section to ominal va timing di er descrip	(TSN) Coop Modes plications and pulldo functions absolute for Electric alues to stagrams in ption in F	omples" to s Own s Maxical C sGM in Ro	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a cimum Ratings Characteristics	Features	wh	en the de	evice enters function	Page Page
_	Added Chang Added Added Chang Chang Added Chang Added	from Revision B I "Time Sensitive Note of "Fast Link up of "Field Bus Supported "NOTE: Internal after power up." from the sense of the	Network (Link Dro ort" to Appl pullup ar rom Pin F ings to A section to ominal va timing di er descripting how	(TSN) Coop Modes plications and pulldofunctions absolute for Electricalues to Siagrams in ption in F	omples to some some some some some some some som	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a simum Ratings Characteristics MII Timing (5)	Features re disabled	wh	en the de	2015-REVISED DECE	Page Page
_	Added Added Added Chang Added	from Revision B I "Time Sensitive II ged "Fast Link up II II "Field Bus Support II "NOTE: Internal after power up." fr II XI pin voltage rat II XI Input Voltage II SGMII Latency n ged links to RGMII ged TholdR paramet II table note explain	Network (Link Dro ort" to Applup ar om Pin F ings to A section to ominal va timing di er descrip ning how	(TSN) Coop Modes plications and pulldo functions absolute Modes to Stagrams in ption in Function Duty Cycles and pull Cycles a	omploms to some some some some some some some som	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a simum Ratings Characteristics	Features re disabled	ng ⁽⁵	en the de	vice enters function	Page Page
_	Added Chang Added Added Chang Added Added Added Added Chang Chang Added Chang Added Chang Chang Added Chang Chang Added Chang	from Revision B I "Time Sensitive Note of "Fast Link up Indicate of "Fast Link up Indicate of "NOTE: Internal after power up." from the power up." from the power up. The	Network (Link Dro ort" to App pullup ar om Pin F ings to A section to ominal va timing di er descrip ning how program	(TSN) Coop Modes plications and pulldo functions absolute Modes to Stagrams in ption in Fourty Cyclind Science and	omploments to be seen a complete to be seen	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a simum Ratings Characteristics MII Timing (4) CGMII Timing (5) MII Timing (5) We must be interpreted in Features.	Features re disabled RGMII Timir	who significantly with the significant sig	en the de	evice enters function	Page Page
_	Added Chang Chang Chang	from Revision B I "Time Sensitive Notes and "Fast Link up Notes Internal after power up." from XI pin voltage at XI Input Voltage at XI Input Voltage at SGMII Latency notes and Input Voltage at XI Input Voltage at XI Input Voltage at SGMII Latency notes and Input Voltage at SGMII Latency notes and Input Voltage at SGMII Latency notes and Input Voltage at Input	Network (Link Dro ort" to App pullup ar om Pin F ings to A section to ominal va timing di er descrip ning how program ut PHY a	(TSN) Coop Modes plications and pulldo functions absolute for Electric alues to stagrams in ption in Fourty Cycle Duty Cycle address in address in address in the control of the control of the cycle of	omploments to some some some some some some some som	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a cimum Ratings Characteristics	Features re disabled RGMII Timin RGMII Timin rial GMII (S	ng ⁽⁵	en the de	evice enters function	Page Page
_	Added Chang Delete	from Revision B I "Time Sensitive II ged "Fast Link up II I "Field Bus Support II "NOTE: Internal after power up." fr II XI pin voltage rat II XI Input Voltage II SGMII Latency n ged links to RGMII ged TholdR paramet II table note explain II table suggestion to II ged statement about	Network (Link Dro ort" to App pullup are om Pin F ings to A section to ominal va timing di er descrip hing how hing how program ut PHY a strapping	(TSN) Coop Modes plications of the control of the c	omplomers to some some some some some some some som	liant" to Features "Fast Link Drop Mode" in resistors on the IO pins a simum Ratings Characteristics MII Timing (4) RGMII Timing (5) MII Timing (6) MII Timing (7) MII Timing (8) MII Timi	Features RGMII Timinirial GMII (See	ng ⁽⁵	en the de	vice enters function	Page Page

Deleted mention of ALCD from Cable Diagnostics
 Deleted subsection describing ALCD from Cable Diagnostics
 Changed all mentions of "Fast Link Down" to "Fast Link Drop" in Fast Link Drop (FLD)
 Added statement on disabling and re-enabling FLD in Fast Link Drop (FLD)
 Added sentence about the polarity of MDI signals in Mirror Mode

. /	Changed note after Table 6 to be a table note referer	aced within the table		20
	Changed 'MMD3_PCS_CTRL' address to 'MMD3' reg			
	Deleted mention of MMD7 in PCS Restart			
	Added definition for register Bit Name type 'Strap' in I			
	Deleted Advanced Link Cable Diagnostics Control Re			
	Added PAP package default for '1000BASE-T FULL I			
	Changed 'SGMII_EN' default in PHY Control Register			
	Changed 'MDI_CROSSOVER' default in PHY Contro			
	Added PAP package default for 'SPEED_OPT_EN' in			CO91+6-
	Added Robust Auto MDIX Timer Configuration Regist			
• (Changed descriptions of bits 'FORCE_DROP' and 'FI	LD_EN' in Fast Link Drop Config	guration Register (FLD_CFG)	74
	Added Fast Link Drop Threshold Configuration Regis			
. /	Added 'INT_TST_MODE_1' to Configuration Register	r 4 (CFG4)		75
• (Changed 'PORT_MIRROR_EN' default in Configurati	ion Register 4 (CFG4)		75
. /	Added PAP package default for 'RGMII_EN' in RGMI	I Control Register (RGMIICTL)		75
. /	Added Viterbi Module Configuration (VTM_CFG)			78
	Changed description of 'STRAP_FLD' from "Fast Link Register 2 (STRAP_STS2)			80
	Added BIST Control and Status Register 3 (BICSR3)			
	Added BIST Control and Status Register 4 (BICSR4)			
	Changed 'RGMII_TX_DELAY_CTRL' default value in			
	Changed 'RGMII_RX_DELAY_CTRL' default value in	The same of the sa		100000
	Added PLL Clock-out Control Register (PLLCTL)			
	Added DSP Feedforward Equalizer Configuration (DS			
	Changed description of '10M_SGMIII_RATE_ADAPT			Contract of the second
	Added TDR registers 0x0190 to 0x01A4			
	Added Programmable Gain Register (PROG_GAIN).			
	Changed 'PCS_RESET' description in MMD3 PCS C			
	Changed capacitor value in Figure 27 and added foot			
	Added requirements for 2.5-V clock source capacitors			
	Added Figure 29			
	Added "RMS Jitter" to Table 133			
	Added Clock Out (CLK_OUT) Phase Noise			
	Changed capacitor placement in Figure 32 and footnotes			
• (Changed capacitor placement in Figure 33 and footnotes	ote about decoupling capacitor	placement	109
The	datasheet number will be changing.			
	vice Family	Change From:	Change To:	
Dev	rice i airilly			
DP8	33867CS, DP83867IS, DP83867E	SNLS504B	SNLS504C	
Thes	e changes may be reviewed at the datas	sheet links provided.		
http:	://www.ti.com/product/DP83867CS			
Reas	son for Change:			

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this PCN:

None.

Product Affected:

DP83867CSRGZR	DP83867CSRGZT	DP83867ERGZR	DP83867ERGZT
DP83867ISRGZR	DP83867ISRGZT		

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.