

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

Notification# 20200203003 Datasheet for DP83867IR, DP83867CR Information Only

Date: March 04, 2020 To: Newark/Farnell PCN

Dear Customer:

This is an information-only announcement of a change to the datasheet for a device that is currently offered by Texas Instruments.

The changes discussed within this notification are for your information only.

Any negotiated alternative change requirements will be provided via the customer's defined process. Customers with previously negotiated, special requirements will be handled separately. Any inquiries should be directed to your local Field Sales Representative.

For questions regarding this notice, contact your local Field Sales Representative or the PCN Manager (<u>PCN ww admin team@list.ti.com</u>).

Sincerely,

PCN Team SC Business Services

Information Only Attachments

Products Affected:

The devices listed on this page are a subset of the complete list of affected devices. According to our records, these are the devices that you have purchased within the past twenty-four (24) months. The corresponding customer part number is also listed, if available.

DEVICE

DP83867IRPAPT

CUSTOMER PART NUMBER null

Technical details of this Product Change follow on the next page(s).

PCN Number:			20200203003 PCN Date: Mar. 4, 2020)	
Ti	Title: Datasheet for DP83867IR, DP83867CR								
Customer Contact: PCN Manag			er		De	ept:	Quality Services		
Cł	nang	е Туре:							
	Assembly Site Design Wafer Bump Site						Bump Site		
			\boxtimes	Data Sheet		Wafer	Bump Material		
Assembly Materials				Part number change 📃 Wafer Bump			Bump Process		
Mechanical Specification				Test Site		Wafer Fab Site			
Packing/Shipping/Labeling			Test Process		Wafer Fab Materials				
				Wafer Fab Pi			Fab Process		
				N	otification Details				
		ption of Chang							
					ouncing an information or		otificatio	on.	ľ
					ated as summarized below	1.			
_		lowing change h	istory provid	les	further details.				
ų,	🖡 Țe	XAS						DP83867IR. DP83867C	P
	IN	STRUMENTS			SNLS	484F - F		2015-REVISED DECEMBER 201	
Ch	anges	from Revision E (March 2017) to	Rev	sion F			Page	
	Added "Time Sensitive Network (TSN) Compliant" to Features							1	
•								1	
•								1	
•	Deleted "NOTE: Internal Pull-Up/Pull-Down resistors on the IO pins are disabled when the device enters functional mode after power up." from Pin Functions						0		
	Changed 'TX_EN / TX_CTRL' pin type in Pin Functions								
•	Added XI pin voltage ratings to Absolute Maximum Ratings								
•	Added XI Input Voltage section to Electrical Characteristics								
	Changed links to RGMII timing diagrams in RGMII Timing ⁽⁴⁾						- C		
•	Changed T _{holdR} parameter description in RGMII Timing ⁽⁴⁾								
	Added table note explaining how Duty Cycle % must be interpreted in RGMII Timing ⁽⁴⁾						8		
•									
•	Changed Figure 10								
•									
•	Deleted "The BIST allows full control of the packet lengths and of the IPG." from BIST Configuration								
	Deleted mention of ALCD from Cable Diagnostics							3	
•	Deleted subsection describing ALCD from Cable Diagnostics								
		Changed all mentions of "Fast Link Down" to "Fast Link Drop" in Fast Link Drop (FLD)							

•	 Added statement on disabling and re-enabling FLD in Fast Link Drop (FLD)							
•								
•	Added sentence about the po							
•	Changed notes after Table 5							
•	-	Added definition for register Bit Name type 'Strap' in Register Maps						
•	Deleted Advanced Link Cable Diagnostics Control Register (ALCD_CTRL)							
•	Added PAP package default for '1000BASE-T FULL DUPLEX' in 1000BASE-T Configuration Register (CFG1)							
•	Changed 'MDI_CROSSOVER' default in PHY Control Register (PHYCR)							
•	Added PAP package default for 'SPEED_OPT_EN' in Configuration Register 2 (CFG2)							
•	Added Robust Auto MDIX Timer Configuration Register (AMDIX_TMR_CFG)							
•	Changed descriptions of 'FORCE_DROP' and 'FLD_EN' in Fast Link Drop Configuration Register (FLD_CFG)							
•	Added Fast Link Drop Threshold Configuration Register (FLD_THR_CFG)							
•	Added 'INT_TST_MODE_1' to							
•	Changed 'PORT_MIRROR_E							
•	Added PAP package default	_		- · · ·				
•	Added Viterbi Module Configu						90	
•	Changed description of 'STR/ Register 2 (STRAP_STS2)						92	
•	Added BIST Control and Stat	us Register 3 (BICSR3)					93	
•	Added BIST Control and Stat	us Register 4 (BICSR4)					93	
•	Added RGZ package default	for 'RGMII_TX_DELAY_C	TRL' in	RGMII Delay Control F	Registe	r (RGMIIDCTL)	94	
•	Added RGZ package default							
•	Added PLL Clock-out Control Register (PLLCTL)							
•	Added DSP Feedforward Equalizer Configuration (DSP_FFE_CFG)							
•	Added Programmable Gain Register (PROG_GAIN)							
•	Changed capacitor value in Figure 31 and added footnotes							
•	Added requirements for 2.5-V clock source capacitors in Clock In (XI) Recommendation							
•	Added Figure 33							
•	Added "RMS Jitter" to Table	131					119	
•	Added Clock Out (CLK_OUT)							
•	Changed capacitor placemen	-						
•	Changed capacitor placemen	t in Figure 37 and footnote	e about	decoupling capacitor p	laceme	ent	124	
The	e datasheet number wil	l be changing.						
Device Family			Change From:			Change To:		
DP83867IR, DP83867CR			SNLS	484E	SNL	NLS484F		
The	ese changes may be rev	viewed at the datash	neet li	nks provided.				
htt	p://www.ti.com/produc	t/DP83867IR						
Re	ason for Change:							
То	accurately reflect devic	e characteristics.						
	ticipated impact on F		, Oua	ality or Reliabilit	v (po	sitive / negativ	/e):	
No	anticipated impact. Thi			-			-	
	the actual device. anges to product ide	ntification resultin	na fro	om this PCN:				
None.								
Product Affected:								
	P83867CRRGZR	DP83867CRRGZT		DP83867IRPAPR		DP83867IRPAPT		
D	P83867IRRGZR	DP83867IRRGZT						

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com

Texas Instruments Incorporated

Notification# 20200203003

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<u>www.ti.com/legal/termsofsale.html</u>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.