

# High CMR, High Speed Optocouplers

### **Technical Data**

HCPL-4504 HCPL-J454 HCPL-0454 HCNW4504

#### **Features**

- Short Propagation Delays for TTL and IPM Applications
- 15 kV/ $\mu$ s Minimum Common Mode Transient Immunity at  $V_{CM}=$  1500 V for TTL/Load Drive
- High CTR at T<sub>A</sub> = 25°C > 25% for HCPL-4504/0454 > 23% for HCNW4504 > 19% for HCPL-J454
- Electrical Specifications for Common IPM Applications
- TTL Compatible
- Guaranteed Performance from 0°C to 70°C
- Open Collector Output
- Safety Approval UL Recognized
- 2500 V rms / 1min. for HCPL-4504/0454
- 3750 V rms / 1min. for HCPL-J454
- 5000 V rms / 1min. for HCPL-4504 Option020 and HCNW4504

#### CSA Approved BSI Certified (HCNW4504) VDE0884 Approved

- $V_{IORM} = 560$  Vpeak for HCPL-0454 Option060
- $V_{IORM} = 630$  Vpeak for HCPL-4504 Option060

- $V_{IORM}$  = 891 Vpeak for HCPL-J454
- $V_{IORM} = 1414$  Vpeak for HCNW4504

#### **Applications**

- Inverter Circuits and Intelligent Power Module (IPM) interfacing High Common Mode Transient Immunity (> 10 kV/µs for an IPM load/drive) and (t<sub>PLH</sub> t<sub>PHL</sub>) Specified (See Power Inverter
- Line Receivers -Short Propagation Delays and Low Input-Output Capacitance

Dead Time section)

 High Speed Logic Ground Isolation - TTL/TTL, TTL/ CMOS, TTL/LSTTL


- Replaces Pulse
   Transformers Save Board Space and Weight
- Analog Signal Ground Isolation -Integrated Photodetector Provides Improved Linearity over Phototransistors

#### **Description**

The HCPL-4504 and HCPL-0454 contain a GaAsP LED while the HCPL-J454 and HCNW4504 contain an AlGaAs LED. The LED is optically coupled to an integrated high gain photo detector.

The HCPL-4504 series has short propagation delays and high CTR. The HCPL-4504 series also has a guaranteed propagation delay difference (t<sub>PLH</sub>-t<sub>PHI</sub>). These

#### **Functional Diagram**



TRUTH TABLE						
LED	٧o					
ON	LOW					
OFF	HIGH					

A 0.1 µF bypass capacitor between pins 5 and 8 is recommended.

features make the HCPL-4504 series an excellent solution to IPM inverter dead time and other switching problems. The CTR, propagation delay, and CMR are specified both for TTL and IPM conditions which are provided for ease of application. These single channel, diode-transistor optocouplers are available in 8-Pin DIP, SO-8, and Widebody


package configurations. An insulating layer between a LED and an integrated photodetector provide electrical insulation between input and output. Separate connections for the photodiode bias and output-transistor collector increase the speed up to a hundred times that of a conventional phototransistor coupler by reducing the base collector capacitance.

#### **Selection Guide**

Package Type	Standard 8-Pin DIP (300 Mil)	White Mold 8-Pin DIP (300 Mil)	Small Outline SO8	Widebody (400 Mil)
Part Number	HCPL-4504	HCPL-J454	HCPL-0454	HCNW4504
VDE0884 Approval	V <sub>IORM</sub> = 630 Vpeak (Option 060)	V <sub>IORM</sub> = 891 Vpeak	V <sub>IORM</sub> = 560 Vpeak (Option 060)	V <sub>IORM</sub> = 1414 Vpeak


#### **Ordering Information**

Specify Part number followed by Option Number (if desired)




Option data sheets available. Contact Hewlett-Packard sales representative or authorized distributor for information.

#### **Schematic**




<sup>\*</sup>Combination of Option 020 and Option 060 is not available.


## Package Outline Drawings HCPL-4504 and HCPL-J454 Outline Drawing




#### HCPL-4504 and HCPL-J454 Gull Wing Surface Mount Option 300 Outline Drawing




#### **HCPL-0454 Outline Drawing (8-Pin Small Outline Package)**




#### **HCNW4504 Outline Drawing (8-Pin Widebody Package)**



#### **HCNW4504 Gull Wing Surface Mount Option 300 Outline Drawing**



## **Solder Reflow Temperature Profile** (HCPL-0454 and Gull Wing Surface Mount Option Parts)



Note: Use of nonchlorine activated fluxes is highly recommended.

**Regulatory Information**The devices contained in this data sheet have been approved by the following agencies:

Agency/Standard	HCPL-4504	HCPL-J454	HCPL-0456	HCNW4504
Underwriters UL1577 Laboratories (UL)				
Recognized under UL1577, Component	~	~	~	~
Recognition Program, Category FPQU2 File E55361				
Canadian Compone				
Standards Acceptan				
Association Notice #	5	<b>'</b>	<b>~</b>	<b>~</b>
(CSA)				
File CA88324				
Verband DIN VDE	0884			
Deutscher (June 1	992)			
Electrotechniker	<b>✓</b>	<b>~</b>		<b>~</b>
(VDE)				
Technischer DIN VDE	0884			
Uberwachungs- (June 1	992)			
Verein Rheinland			<b>~</b>	
(TUV) Certificate R9650938				
British Certification according to				
Standards BS EN60065: 1994(BS415:1	994),			
Institute BS EN60950: 1992(BS7002				<b>~</b>
<b>(BSI)</b> and IEC 65(1985).				

#### **Insulation and Safety Related Specifications**

Domonoston	Cbal		Va	Units	Conditions		
Parameter	Symbol	HCPL-4504	HCPL-J454	HCPL-0454	HCNW4504	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	7.4	4.9	9.6	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	8.0	4.8	10.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.5	0.08	1.0	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	NA	NA	4.0	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	≥ 175	≥ 175	≥ 175	≥ 200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa	IIIa	IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

All Hewlett-Packard data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements.

However, once mounted on a printed circuit board, minimum

creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and

ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

## **VDE 0884 Insulation Related Characteristics**

Description	Symbol		HCPL-4504 OPTION 060	HCPL-J454	HCNW4504	Unit
Installation classification per						
DIN VDE 0110/1.89, Table 1						
for rated mains voltage ≤ 150 V rms		I-IV	I-IV	I-IV	I-IV	
for rated mains voltage ≤ 300 V rms		I-III	I-IV	I-IV	I-IV	
for rated mains voltage ≤ 450 V rms			I-III	I-III	I-IV	
for rated mains voltage ≤ 600 V rms				I-III	I-IV	
for rated mains voltage ≤ 1000 V rms					I-III	
Climatic Classification		55/100/21	55/100/21	55/100/21	55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	2	2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	560	630	891	1414	V peak

Input to Output Test Voltage, Method b\*

## **Absolute Maximum Ratings**

Parameter	Symbol	Device	Min.	Max.	Units	Note
Storage Temperature	T <sub>S</sub>		-55	125	°C	
Operating Temperature	TA	HCPL-4504 HCPL-0454 HCPL-J454	-55	100	°C	
		HCNW4504	-55	85		
Average Forward Input Current	I <sub>F(AVG)</sub>			25	mA	1
Peak Forward Input Current (50% duty cycle, 1 ms pulse width)	I <sub>F(PEAK)</sub>	HCPL-4504 HCPL-0454		50	mA	2
		HCPL-J454 HCNW4504		40		
Peak Transient Input Current (≤ 1 μs pulse width, 300 pps)	I <sub>F</sub> (TRANS)	HCPL-4504 HCPL-0454		1	A	
		HCPL-J454 HCNW4504		0.1		
Reverse LED Input Voltage (Pin 3-2)	$V_{R}$	HCPL-4504 HCPL-0454		5	V	
		HCPL-J454 HCNW4504		3		
Input Power Dissipation	P <sub>IN</sub>	HCPL-4504 HCPL-0454		45	mW	3
		HCPL-J454 HCNW4504		40		
Average Output Current (Pin 6)	I <sub>O(AVG)</sub>			8	mA	
Peak Output Current	I <sub>O(PEAK)</sub>			16	mA	
Supply Voltage (Pin 8-5)	$V_{CC}$		-0.5	30	V	
Output Voltage (Pin 6-5)	Vo		-0.5	20	V	
Output Power Dissipation	Po			100	mW	4
Lead Solder Temperature (Through-Hole Parts Only) 1.6 mm below seating plane, 10 seconds	T <sub>LS</sub>	HCPL-4504 HCPL-J454		260	°C	
Up to seating plane, 10 seconds		HCNW4504		260		
Reflow Temperature Profile	T <sub>RP</sub>	HCPL-0454 and Option 300		See Package Outline Drawings section		

Electrical Specifications (DC) Over recommended temperature ( $T_A = 0$ °C to 70°C) unless otherwise specified. See note 12.

Parameter	Symbol	Device	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Current	CTR	HCPL-4504	25	32	60	%	$T_A = 25$ °C $V_O = 0.4 \text{ V}$ $I_F = 16 \text{ mA}$ ,	1, 2,	5
Transfer Ratio		HCPL-0454	21	34		1	$V_{\rm O} = 0.5 \text{ V}$ $V_{\rm CC} = 4.5 \text{ V}$	4	
	ļ	HCPL-J454	19	37	60	]	$T_{A} = 25^{\circ}C V_{O} = 0.4 V$		
			13	39			$V_O = 0.5 \text{ V}$		
		HCNW4504	23	29	60		$T_A = 25$ °C $V_O = 0.4$ V		
			19	31	63		$V_0 = 0.5 \text{ V}$		
	CTR	HCPL-4504	26	35	65	%	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	1, 2,	5
		HCPL-0454	22	37			$V_{\rm O} = 0.5 \text{ V}$ $V_{\rm CC} = 4.5 \text{ V}$	4	
		HCPL-J454	21	43	65		$T_A = 25^{\circ}C$ $V_O = 0.4 V$		
			16	45		]	$V_0 = 0.5 \text{ V}$		
		HCNW4504	25	33	65		$T_A = 25$ °C $V_O = 0.4$ V		
			21	35	68		$V_O = 0.5 \text{ V}$		
Logic Low	$V_{OL}$	HCPL-4504		0.2	0.4	V	$\boxed{T_A = 25^{\circ}C \mid I_O = 4.0 \text{ mA}}  I_F = 16 \text{ mA},$		
Output Voltage		HCPL-0454			0.5		$I_{\rm O} = 3.3 \text{ mA}$ $V_{\rm CC} = 4.5 \text{ V}$		
		HCPL-J454		0.2	0.4		$T_A = 25$ °C $I_O = 3.6$ mA		
					0.5		$I_O = 3.0 \text{ mA}$		
		HCNW4504		0.2	0.4		$T_A = 25$ °C $I_O = 3.6$ mA		
					0.5		$I_0 = 3.0 \text{ mA}$		
Logic High	I <sub>OH</sub>			0.003	0.5	μA	$T_{A} = 25^{\circ}C$ $V_{O} = V_{CC} = 5.5 \text{ V}$ $I_{F} = 0 \text{ mA}$	5	
Output Current				0.01	1		$T_A = 25$ °C $V_O = V_{CC} = 15$ V		
					50				
Logic Low	$I_{CCL}$	HCPL-4504		50	200	μA	$I_F = 16 \text{ mA}, V_O = \text{Open}, V_{CC} = 15 \text{ V}$		12
Supply Current		HCPL-0454							
		HCNW4504			1				
		HCPL-J454		70					
Logic High	$I_{CCH}$			0.02	1	μΑ	$T_A = 25$ °C $I_F = 0$ mA, $V_O = Open$ ,		12
Supply Current					2		$V_{CC} = 15 \text{ V}$		
Input Forward	$V_{\rm F}$	HCPL-4504		1.5	1.7	V	$T_A = 25$ °C $I_F = 16$ mA	3	
Voltage		HCPL-0454			1.8				
		HCPL-J454	1.45	1.59	1.85		$T_A = 25^{\circ}C \mid I_F = 16 \text{ mA}$		
		HCNW4504	1.35		1.95				
Input Reverse	$BV_R$	HCPL-4504	5			V	$I_R = 10 \mu A$		
Breakdown		HCPL-0454							
Voltage		HCPL-J454	3				$I_R = 100 \mu A$		
		HCNW4504							
Temperature	$\Delta V_{ m F}$	HCPL-4504		-1.6		mV/°C	$I_F = 16 \text{ mA}$		
Coefficient of	$\Delta T_{A}$	HCPL-0454			_				
Forward Voltage		HCPL-J454		-1.4					
		HCNW4504							
Input	C <sub>IN</sub>	HCPL-4504		60		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$		
Capacitance		HCPL-0454							
_	1	HCPL-J454		70					
		HCNW4504							

<sup>\*</sup>All typicals at  $T_A = 25$ °C.

AC Switching Specifications  $\mbox{Over recommended temperature } (T_A = 0 \mbox{°C to } 70 \mbox{°C}) \mbox{ unless otherwise specified. }$ 

Parameter	Symbol	Device	Min.	Тур.	Max.	Units		Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low at Output	t <sub>PHL</sub>			0.2	0.3	- μs	T <sub>A</sub> = 25°C	$\begin{array}{l} Pulse: \ f = \ 20 \ kHz, \\ Duty \ Cycle = \ 10\%, \\ I_F = \ 16 \ mA, \ V_{CC} = \ 5.0 \ V, \\ R_L = \ 1.9 \ k\Omega, \ C_L = \ 15 \ pF, \\ V_{THHL} = \ 1.5 \ V \end{array}$	6, 8, 9	9
	t <sub>PHL</sub>	HCPL-	0.2	0.5	0.7 1.0	μs	$T_A = 25^{\circ}C$	Pulse: $f = 10$ kHz, Duty Cycle = 50%, $I_F = 12$ mA, $V_{CC} = 15.0$ V,	6, 10-14	10
		J454 Others	0.1	-				$R_{L} = 20 \text{ k}\Omega, C_{L} = 100 \text{ pF},$ $V_{THHL} = 1.5 \text{ V}$		
Propagation Delay Time to Logic High at Output	t <sub>PLH</sub>			0.3	0.5	μs	T <sub>A</sub> = 25°C	$\begin{array}{c} Pulse: \ f = 20 \ kHz, \\ Duty \ Cycle = 10\%, \\ I_F = 16 \ mA, \ V_{CC} = 5.0 \ V, \\ R_L = 1.9 \ k\Omega, \ C_L = 15 \ pF, \\ V_{THLH} = 1.5 \ V \end{array}$	6, 8, 9	9
	t <sub>PLH</sub>		0.3	0.8	1.1	μs	$T_A = 25^{\circ}C$	$\begin{array}{c} Pulse: \ f = 10 \ kHz, \\ Duty \ Cycle = 50\%, \\ I_F = 12 \ mA, \ V_{CC} = 15.0 \ V, \\ R_L = 20 \ k\Omega, \ C_L = 100 \ pF, \\ V_{THLH} = 2.0 \ V \end{array}$	6, 10-14	10
Propagation Delay Difference Between Any 2 Parts	t <sub>PLH</sub> -t <sub>PHL</sub>		-0.4	0.3	0.9	μs	$T_A = 25^{\circ}C$	$\begin{array}{c} Pulse: \ f = 10 \ kHz, \\ Duty \ Cycle = 50\%, \\ I_F = 12 \ mA, \ V_{CC} = 15.0 \ V, \\ R_L = 20 \ k\Omega, \ C_L = 100 \ pF, \\ V_{THHL} = 1.5 \ V, V_{THLH} = 2.0 \ V \end{array}$	6, 10-14	17
Common Mode Transient	CM <sub>H</sub>		15	30		kV/μs	$T_A = 25$ °C $V_{CM} = 1500 V_{P-P}$	$V_{CC} = 5.0 \text{ V}, R_L = 1.9 \text{ k}\Omega,$ $C_L = 15 \text{ pF}, I_F = 0 \text{ mA}$	7	7, 9
Immunity at Logic High Level Output	CM <sub>H</sub>		15	30		kV/μs	1300 Vp.p	$\label{eq:VCC} \begin{array}{l} V_{CC} = \ 15.0 \ V, \ R_L = \ 20 \ k\Omega, \\ C_L = \ 100 \ pF, \ I_F = \ 0 \ mA \end{array}$	7	8, 10
Common Mode	CM <sub>L</sub>		15	30		kV/μs	$T_A = 25$ °C $V_{CM} =$	$V_{CC} = 5.0 \text{ V}, R_L = 1.9 \text{ k}\Omega, \\ C_L = 15 \text{ pF}, I_F = 16 \text{ mA}$	7	7, 9
Transient Immunity at Logic Low Level Output	CM <sub>L</sub>	HCPL- J454 Others	15 10	30		kV/μs	1500 V <sub>P-P</sub>	$V_{CC} = 15.0 \text{ V}, R_L = 20 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, I_F = 12 \text{ mA}$	7	8, 10
	CM <sub>L</sub>		15	30		kV/μs		$\begin{array}{c} V_{CC} = \ 15.0 \ V, R_L = \ 20 \ k\Omega, \\ C_L = \ 100 \ pF, \ I_F = \ 16 \ mA \end{array}$	7	8, 10

<sup>\*</sup>All typicals at  $T_A = 25$ °C.

#### **Package Characteristics**

Over recommended temperature ( $T_A = 0^{\circ}C$  to 25°C) unless otherwise specified.

Parameter	Sym.	Device	Min.	Typ.*	Max.	Units	<b>Test Conditions</b>	Fig.	Note
Input-Output	V <sub>ISO</sub>	HCPL-4504	2500			V rms	$RH \le 50\%$ ,		6, 13,
Momentary		HCPL-0454					t = 1  min.,		16
Withstand	,	HCPL-J454	3750				$T_A = 25^{\circ}C$		6, 14,
Voltage†									16
		HCPL-4504	5000						6, 11,
		Option 020							15
		HCNW4504	5000						6, 15,
									16
Input-Output	$R_{I-O}$	HCPL-4504		$10^{12}$		Ω	$V_{I-O} = 500 \text{ Vdc}$		6
Resistance		HCPL-0454							
		HCPL-J454							
	·	HCNW4504	1012	$10^{13}$			$T_A = 25^{\circ}C$		
			1011				$T_A = 100$ °C		
Capacitance	C <sub>I-O</sub>	HCPL-4504		0.6		pF	f = 1 MHz		6
(Input-Output)		HCPL-0454							
		HCPL-J454		0.8					
		HCNW4504		0.5	0.6				

<sup>\*</sup>All typicals at  $T_A = 25$ °C...

†The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Related Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

#### **Notes:**

- Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C (8-Pin DIP).
   Derate linearly above 85°C free-air temperature at a rate of 0.5 mA/°C (SO-8).
- 2. Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C (8-Pin DIP). Derate linearly above 85°C free-air temperature at a rate of 1.0 mA/°C (SO-8).
- 3. Derate linearly above 70°C free-air temperature at a rate of 0.9 mW/°C (8-Pin DIP). Derate linearly above 85°C free-air temperature at a rate of 1.1 mW/°C (SO-8).
- 4. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C (8-Pin DIP). Derate linearly above 85°C free-air temperature at a rate of 2.3 mW/°C (SO-8).
- 5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current,  $I_0$ , to the forward LED input current,  $I_F$ , times 100.
- 6. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 7. Under TTL load and drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  on the leading edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_O > 2.0$  V). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_O < 0.8$  V).
- 8. Under IPM (Intelligent Power Module) load and LED drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable  $dV_{CM}/dt$  on the leading edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_O > 3.0$  V). Common mode transient immunity in a Logic Low level is the maximum tolerable  $dV_{CM}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_O < 1.0$  V).
- 9. The 1.9 k $\Omega$  load represents 1 TTL unit load of 1.6 mA and the 5.6 k $\Omega$  pull-up resistor.
- 10. The  $R_L$  = 20 k $\Omega$ ,  $\hat{C_L}$  = 100 pF load represents an IPM (Intelligent Power Module) load.
- 11. See Option 020 data sheet for more information.
- 12. Use of a 0.1 μF bypass capacitor connected between Pins 5 and 8 is recommended.
- 13. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  3000 V rms for 1 second (leakage detection current limit,  $I_{i \cdot 0} \leq 5 \mu A$ ).
- 14. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  4500 V rms for 1 second (leakage detection current limit,  $I_{i \cdot o} \leq 5 \mu A$ ).
- 15. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  6000 V rms for 1 second (leakage detection current limit,  $I_{i \cdot o} \leq 5 \mu A$ ).
- 16. This test is performed before the 100% Production test shown in the VDE 0884 Insulation Related Characteristics Table, if applicable.
- 17. The difference between t<sub>PLH</sub> and t<sub>PHL</sub> between any two devices (same part number) under the same test condition. (See Power Inverter Dead Time and Propagation Delay Specifications section.)




Figure 1. DC and Pulsed Transfer Characteristics.

Figure 2. Current Transfer Ratio vs. Input Current.

Figure 3. Input Current vs. Forward Voltage.




Figure 4. Current Transfer Ratio vs. Temperature.




Figure 5. Logic High Output Current vs. Temperature.




Figure 6. Switching Test Circuit.

Figure 7. Test Circuit for Transient Immunity and Typical Waveforms.




Figure 8. Propagation Delay Time vs. Temperature.

Figure 9. Propagation Delay Time vs. Load Resistance.






Figure 10. Propagation Delay Time vs. Load Resistance.

Figure 11. Propagation Delay Time vs. Temperature.








Figure 12. Propagation Delay Time vs. Load Resistance.

Figure 13. Propagation Delay Time vs. Load Capacitance.

Figure 14. Propagation Delay Time vs. Supply Voltage.




Figure 15. Thermal Derating Curve, Dependence of Safety Limiting Valve with Case Temperature per VDE 0884.




Figure 16. Typical Power Inverter.




Figure 17. LED Delay and Dead Time Diagram.

#### Power Inverter Dead Time and Propagation Delay Specifications

The HCPL-4504/0454/J454 and HCNW4504 include a specification intended to help designers minimize "dead time" in their power inverter designs. The new "propagation delay difference" specification (t<sub>PLH</sub> - t<sub>PHL</sub>) is useful for determining not only how much optocoupler switching delay is needed to prevent "shoot-through" current, but also for determining the best achievable worst-case dead time for a given design.

When inverter power transistors switch (Q1 and Q2 in Figure 17), it is essential that they never conduct at the same time. Extremely large currents will flow if there is any overlap in their conduction during switching transitions, potentially damaging the transistors and even the surrounding circuitry. This "shootthrough" current is eliminated by delaying the turn-on of one transistor (Q2) long enough to ensure that the opposing transistor (Q1) has completely turned off. This delay introduces a small amount of "dead time" at the output of the inverter during which both transistors are off during switching transitions. Minimizing this dead time is an important design goal for an inverter designer.

The amount of turn-on delay needed depends on the propagation delay characteristics of the optocoupler, as well as the characteristics of the transistor base/gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the base/gate drive circuit can be analyzed in the

same way), it is important to know the minimum and maximum turn-on  $(t_{PHI})$  and turnoff  $(t_{PIH})$ propagation delay specifications, preferably over the desired operating temperature range. The importance of these specifications is illustrated in Figure 17. The waveforms labeled "LED1", "LED2", "OUT1", and "OUT2" are the input and output voltages of the optocoupler circuits driving Q1 and Q2 respectively. Most inverters are designed such that the power transistor turns on when the optocoupler LED turns on; this ensures that both power transistors will be off in the event of a power loss in the control circuit. Inverters can also be designed such that the power transistor turns off when the optocoupler LED turns on; this type of design, however, requires additional fail-safe circuitry to turn off the power transistor if an over-current condition is detected. The timing illustrated in Figure 17 assumes that the power transistor turns on when the optocoupler LED turns on.

The LED signal to turn on Q2 should be delayed enough so that an optocoupler with the very fastest turn-on propagation delay ( $t_{PHLmin}$ ) will never turn on before an optocoupler with the very slowest turn-off propagation delay ( $t_{PLHmax}$ ) turns off. To ensure this, the turn-on of the optocoupler should be delayed by an amount no less than ( $t_{PLHmax}$  -  $t_{PHLmin}$ ), which also happens to be the

maximum data sheet value for the propagation delay difference specification, ( $t_{PLH}$  -  $t_{PHL}$ ). The HCPL-4504/0454/J454 and HCNW4504 specify a maximum ( $t_{PLH}$  -  $t_{PHL}$ ) of 1.3  $\mu s$  over an operating temperature range of 0-70°C.

Although  $(t_{PLH}-t_{PHL})_{max}$  tells the designer how much delay is needed to prevent shoot-through current, it is insufficient to tell the designer how much dead time a design will have. Assuming that the optocoupler turn-on delay is exactly equal to  $(t_{PLH}-t_{PHL})_{max}$ , the minimum dead time is zero (i.e., there is zero time between the turnoff of the very slowest optocoupler and the turn-on of the very fastest optocoupler).

Calculating the maximum dead time is slightly more complicated. Assuming that the LED turn-on delay is still exactly equal to  $(t_{PLH} - t_{PHL})_{max}$ , it can be seen in Figure 17 that the maximum dead time is the sum of the maximum difference in turn-on delay plus the maximum difference in turnoff delay,

 $[(t_{PLHmax}-t_{PLHmin})+(t_{PHLmax}-t_{PHLmin})].$ 

This expression can be rearranged to obtain

 $[(t_{PLHmax}-t_{PHLmin})-(t_{PHLmin}-t_{PHLmax})],$ 

and further rearranged to obtain

 $[(t_{PLH}-t_{PHL})_{max}-(t_{PLH}-t_{PHL})_{min}],$ 

which is the maximum minus the minimum data sheet values of (t<sub>PLH</sub>-t<sub>PHI</sub>). The difference between the maximum and minimum values depends directly on the total spread in propagation delays and sets the limit on how good the worst-case dead time can be for a given design. Therefore, optocouplers with tight propagation delay specifications (and not just shorter delays or lower pulse-width distortion) can achieve short dead times in power inverters. The HCPL-4504/0454/J454 and HCNW4504 specify a minimum  $(t_{PLH} - t_{PHI})$  of -0.7 µs over an operating temperature range of 0-70°C, resulting in a maximum dead time of 2.0 µs when the LED turn-on delay is equal to  $(t_{PLH}-t_{PHI})_{max}$ , or 1.3 µs.

It is important to maintain accurate LED turn-on delays because delays shorter than  $(t_{PLH} - t_{PHL})_{max}$  may allow shootthrough currents, while longer delays will increase the worst-case dead time.



For technical assistance or the location of your nearest Hewlett-Packard sales office, distributor or representative call:

**Americas/Canada:** 1-800-235-0312 or

408-654-8675

Far East/Australasia: Call your local HP

sales office.

**Japan:** (81 3) 3335-8152

Europe: Call your local HP sales office.

Data subject to change. Copyright © 1997 Hewlett-Packard Co.

Obsoletes 5965-3604E (12/96)

Printed in U.S.A. 5965-6166E (3/97)