

## Product Change Notification / SYST-10BNQU415

## Date:

11-Mar-2021

## **Product Category:**

16-Bit - Microcontrollers and Digital Signal Controllers

## **PCN Type:**

**Document Change** 

## **Notification Subject:**

ERRATA - PIC24FJ256GA705 Family Silicon Errata and Data Sheet Clarification

## Affected CPNs:

SYST-10BNQU415\_Affected\_CPN\_03112021.pdf SYST-10BNQU415\_Affected\_CPN\_03112021.csv

## **Notification Text:**

SYST-10BNQU415

Microchip has released a new Product Documents for the PIC24FJ256GA705 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at PIC24FJ256GA705 Family Silicon Errata and Data Sheet Clarification.

## Notification Status: Final

#### **Description of Change:**

1. Removed A5 from the Affected Silicon Revisions table in silicon errata issue 4 (Primary XT and HS Oscillator (POSC) because this issue only affects silicon revisions A3 and A4.

2. The I2C standard uses the terminology "Master" and "Slave." The equivalent Microchip terminology used in this document is "Host" and "Client", respectively.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 11 March 2021

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

## **Attachments:**

PIC24FJ256GA705 Family Silicon Errata and Data Sheet Clarification

Please contact your local Microchip sales office with questions or concerns regarding this notification.

## Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. Affected Catalog Part Numbers (CPN)

PIC24FJ128GA702-E/ML PIC24FJ128GA702-E/MV PIC24FJ128GA702-E/SO PIC24FJ128GA702-E/SS PIC24FJ128GA702-I/ML PIC24FJ128GA702-I/MV PIC24FJ128GA702-I/SO PIC24FJ128GA702-I/SS PIC24FJ128GA702T-I/ML PIC24FJ128GA702T-I/MV PIC24FJ128GA702T-I/SO PIC24FJ128GA702T-I/SS PIC24FJ128GA704-E/PT PIC24FJ128GA704-I/PT PIC24FJ128GA704-I/PTC01 PIC24FJ128GA704T-I/PT PIC24FJ128GA704T-I/PTC01 PIC24FJ128GA705-E/M4 PIC24FJ128GA705-E/PT PIC24FJ128GA705-I/M4 PIC24FJ128GA705-I/PT PIC24FJ128GA705T-I/M4 PIC24FJ128GA705T-I/PT PIC24FJ256GA702-E/ML PIC24FJ256GA702-E/MV PIC24FJ256GA702-E/SO PIC24FJ256GA702-E/SP PIC24FJ256GA702-E/SS PIC24FJ256GA702-I/ML PIC24FJ256GA702-I/MV PIC24FJ256GA702-I/SO PIC24FJ256GA702-I/SP PIC24FJ256GA702-I/SS PIC24FJ256GA702T-I/ML PIC24FJ256GA702T-I/MV PIC24FJ256GA702T-I/SO PIC24FJ256GA702T-I/SS PIC24FJ256GA704-E/PT PIC24FJ256GA704-E/PTC02 PIC24FJ256GA704-I/PT PIC24FJ256GA704T-E/PTC02 PIC24FJ256GA704T-I/PT PIC24FJ256GA705-E/M4 PIC24FJ256GA705-E/PT PIC24FJ256GA705-I/M4 PIC24FJ256GA705-I/PT

PIC24FJ256GA705-I/PTC03 PIC24FJ256GA705T-I/M4 PIC24FJ256GA705T-I/PT PIC24FJ64GA702-E/ML PIC24FJ64GA702-E/MV PIC24FJ64GA702-E/SO PIC24FJ64GA702-E/SS PIC24FJ64GA702-I/ML PIC24FJ64GA702-I/MV PIC24FJ64GA702-I/SO PIC24FJ64GA702-I/SS PIC24FJ64GA702T-I/ML PIC24FJ64GA702T-I/MV PIC24FJ64GA702T-I/SO PIC24FJ64GA702T-I/SS PIC24FJ64GA704-E/PT PIC24FJ64GA704-I/PT PIC24FJ64GA704T-I/PT PIC24FJ64GA705-E/M4 PIC24FJ64GA705-E/PT PIC24FJ64GA705-I/M4 PIC24FJ64GA705-I/PT PIC24FJ64GA705T-E/M4 PIC24FJ64GA705T-I/M4 PIC24FJ64GA705T-I/PT



## PIC24FJ256GA705 Family Silicon Errata and Data Sheet Clarification

The PIC24FJ256GA705 family devices that you have received conform functionally to the current Device Data Sheet (DS30010118**E**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC24FJ256GA705 family silicon.

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues
	indicated in the last column of Table 2 apply to the current silicon revision ( <b>A5</b> ).

Data Sheet clarifications and corrections start on Page 12, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
  - a) For MPLAB IDE 8, select <u>Programmer ></u> <u>Reconnect</u>.
  - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug Tool** Status icon ( ).
- 5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.
- **Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC24FJ256GA705 family silicon revisions are shown in Table 1.

Part Number	Device ID <sup>(1)</sup>		Revision ID for Silicon Revision <sup>(2)</sup>		Part Number	Device	Revision ID for Silicon Revision <sup>(2)</sup>		
	л., ,	A3	A4	A5		,,,,D(,,)		A4	A5
PIC24FJ64GA705	0x7507				PIC24FJ256GA704	0x750D			
PIC24FJ128GA705	0x750B				PIC24FJ64GA702	0x7506	000	0.04	0.05
PIC24FJ256GA705	0x750F	0x03	0x04	0x05	PIC24FJ128GA702	0x750A	0x03	0x04	0x05
PIC24FJ64GA704	0x7505				PIC24FJ256GA702	0x750E			
PIC24FJ128GA704	0x7509	1							

## TABLE 1: SILICON DEVREV VALUES

**Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

2: Refer to the "PIC24FJ256GA705 Family Flash Programming Specification" (DS30010102) for detailed information on Device and Revision IDs for your specific device.

TABLE 2:	SILICON ISSUE SUMMARY
----------	-----------------------

Module	Feature	ltem	Issue Summary		Affecte vision	
		Number	-	A3	A4	A5
I <sup>2</sup> C	Address Hold	1.	In Host mode when AHEN = 1 (Address Hold Enable), if ACKDT (Acknowledge Data bit) is set at the beginning of address reception, clock stretching will not happen after the 8th clock.	X	x	X
Reset	Trap Conflict	2.	The TRAPR bit is not getting set when a hard trap conflict occurs.	Х	Х	Х
l <sup>2</sup> C	Data Hold	3.	In Client mode when DHEN = 1 (Data Hold Enable), if ACKDT (Acknowledge Data bit) is set at the beginning of data reception, then a client interrupt will not occur after the 8th clock.	X	X	X
Primary XT and HS Oscillator (POSC)	Primary Oscillator Start-up Timer (OST)	4.	OST may indicate oscillator is ready for use too early.	X	X	
Power	Retention Sleep	5.	When the device wakes up from Retention Sleep mode (RETEN bit (RCON[12]) = 1, LPCFG bit (FPOR[2]) = 0), a device Reset may occur. The BOR, POR and EXTR bits in the RCON register are set erroneously for this Reset.	X		
Power	Power BOR	6.	The main BOR may not function on some devices.	Х		
I <sup>2</sup> C	Client Mode	7.	Bus data can get corrupted when it matches with one of the client addresses connected to the bus.		Х	Х
l <sup>2</sup> C	Client Mode	8.	In 10-Bit Addressing Client mode, on receiving the upper address byte (A9 and A8 bits), the Acknowledge Time Status bit (ACKTIM) is not asserted during the Acknowledgment sequence.	X	X	X
l <sup>2</sup> C	Client Receive Mode	9.	The Acknowledge Time Status bit (ACKTIM) is asserted only if the Address Hold Enable (AHEN) or Data Hold Enable (DHEN) bit is enabled.	Х	Х	Х
I <sup>2</sup> C	Bus Collisions	10.	In Client mode, false bus collision triggers are generated when bus collision is enabled (SBCDE = 1).	Х	Х	Х
l <sup>2</sup> C	Hold Time	11.	Minimum hold time of 300 ns is not achieved when the SDAx Hold Time Selection bit (SDAHT) is set.	Х	Х	Х
l <sup>2</sup> C	Client Mode	12.	In Client mode, the Bus Collision Detect bit (BCL) cannot be cleared when bus collision detection is enabled (SBCDE = 1).	Х	Х	Х
l <sup>2</sup> C	Client Mode	13.	In Client mode, an address cannot be received when the device is in Idle and the module is set for discontinue in Idle $(I2CSIDL = 1)$ .	Х	Х	Х
UART	Break Character Transmission	14.	The Transmit Shift Register Empty (TRMT) bit is unreliable when there are back-to-back Break character transmissions.		Х	Х
ADC	Differential Nonlinearity	15.	Increase DNL specification on the positive side.		Х	Х
ADC	Current	16.	ADC draws additional current when enabled.	Х	Х	1
Oscillator	FSCM	17.	RESET instruction in oscillator trap causes abnormal behavior.	Х	Х	Х

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

Module	Feature	ltem Number	Issue Summary	Affected Revisions <sup>(1)</sup>		
		Number		A3	A4	A5
CCP	32-Bit Mode	18.	MCCP timer in 32-bit mode cannot be cleared by writing a zero to the Timer register.	Х	Х	Х
Oscillator	FSCM	19.	When FSCM is enabled and selected clock fails, an oscillator trap may not occur.	Х	Х	
Oscillator	96 MHz PLL Mode	20.	PLL in 96 MHz mode may not operate under certain conditions.	Х	Х	
I <sup>2</sup> C	Multiple Client Mode	21.	In applications with multiple I <sup>2</sup> C Client and General Call enabled, unexpected behavior is observed in the unaddressed Client.	Х	Х	Х
I <sup>2</sup> C	Client Transmit	22.	Client transmits 0xFF if ACKDT bit is set prior to transmission.	Х	Х	Х
Oscillator	OSCFDIV	23.	OSCFDIV oscillator may not function under certain conditions.	Х	Х	
CCP	Timer Interrupt	24.	Timer interrupt in Capture mode may not occur.	Х	Х	Х

## TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

#### Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A5**).

## 1. Module: I<sup>2</sup>C

In Client mode when AHEN = 1 (Address Hold Enable), if the ACKDT bit (Acknowledge Data) is set at the beginning of address reception, clock stretching will not happen after the 8th clock.

#### Work around

In Client mode, user software should clear ACKDT on receiving the Start bit.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х	Х			

#### 2. Module: Reset

If a lower priority address error trap occurs while a higher priority oscillator failure trap is being processed, the TRAPR bit (RCON[15]) is not set. A Trap Conflict Reset does not occur as expected and the device may stop executing code.

#### Work around

None. However, a MCLR/POR Reset will recover the device.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х	Х			

## 3. Module: I<sup>2</sup>C

In Client mode when DHEN = 1 (Data Hold Enable), if the ACKDT bit (Acknowledge Data) is set at the beginning of data reception, then the client interrupt will not occur after the 8th clock.

#### Work around

In Client mode, user software should clear ACKDT on receiving the Start bit.

A3	A4	A5			
Х	Х	Х			

## 4. Module: Primary XT and HS Oscillator (POSC)

The Primary Oscillator Start-up Timer (OST) may indicate the oscillator is ready for use too early. Clocking the device before the oscillator is ready may result in incorrect execution and exceptions. This issue exists when the POSC is requested at power-on, during clock switching, when waking from Sleep or when a peripheral module requests the POSC directly. This issue affects XT and HS modes only.

## Work around

Make sure that the Primary Oscillator clock is ready before using it by following these steps:

- Running on a non-POSC source, request the POSC clock using a peripheral such as REFO.
- 2. Provide a delay to stabilize the POSC.
- 3. Switch to the POSC source.

Example 1 shows a work around for the device power-on and Example 2 explains the work around when the device wakes from Sleep.

## EXAMPLE 1: USING POSC AT POWER-ON

#pragma config FNOSC = FRC // Oscillator Selection bits (Fast RC oscillator (FRC)) // Clock Switching Enabled (Failsafe Clock Monitor can be enabled or disabled) #pragma config FCKSM = CSECMD . . . . . . . . . . . . . . . . int. main() { // configure REFO to request POSC REFOCONLbits.ROSEL = 2; // POSC REFOCONLbits.ROOUT = 0; // disable output REFOCONLbits.ROEN = 1; // enable module // wait for POSC stable clock // this delay may vary depending on different application conditions // such as voltage, temperature, layout, XT or HS mode and components // delay for 9 ms { unsigned int delayms = 9;while(delayms--) asm volatile("repeat #(8000000/1000/2) \n nop"); } // switch to POSC = 2 \_\_builtin\_write\_OSCCONH(2); builtin write OSCCONL(1); // wait for switch while(OSCCONbits.OSWEN == 1);

#### EXAMPLE 2: USING POSC WHEN WAKING FROM SLEEP

```
// Clock Switching Enabled (Failsafe Clock Monitor can be enabled or disabled)
#pragma config FCKSM = CSECMD
       . . . . . . . . . . . . . . . .
                                       // switch to FRC = 0 before entering sleep
   __builtin_write_OSCCONH(0);
    builtin write OSCCONL(1);
   while(OSCCONbits.OSWEN == 1); // wait for switch
   // enter sleep mode
   Sleep();
   // configure REFO to request POSC
   REFOCONLbits.ROSEL = 2; // POSC
                                  // disable output
   REFOCONLbits.ROOUT = 0;
   REFOCONLbits.ROEN = 1;
                                  // enable module
   // wait for POSC stable clock
   // this delay may vary depending on different application conditions
   // such as voltage, temperature, layout, XT or HS mode and components
   {
     // delay for 9 ms
      unsigned int delayms = 9;
      while(delayms--) asm volatile("repeat #(8000000/1000/2) \n nop");
   }
   // switch to POSC = 2
    _builtin_write_OSCCONH(2);
     builtin write OSCCONL(1);
   while (OSCCONbits.OSWEN == 1);
                                  // wait for switch
```

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х				

#### 5. Module: Power

When the device wakes up from Retention Sleep mode (RETEN bit (RCON[12]) = 1,  $\overrightarrow{LPCFG}$  bit (FPOR[2]) = 0), occasionally a device reset may occur. The BOR, POR and EXTR bits in the RCON register are set erroneously for this Reset.

#### Work around

To provide a consistent behavior when the device wakes up from Retention Sleep mode, a software RESET instruction (RESET) should be inserted following the SLEEP instruction. In this case, a Reset will be always be generated when the device wakes up from Retention Sleep. Example 3 shows the software RESET instruction implementation:

#### EXAMPLE 3: SOFTWARE RESET AFTER SLEEP INSTRUCTION

// ENTER SLEEP MODE.
asm volatile ("pwrsav #0");
// SOFTWARE RESET RIGHT AFTER SLEEP.
asm volatile("reset");

A3	A4	A5			
Х					

#### 6. Module: Power

The main BOR may not occur when the operating voltage drops below the BOR trip voltage.

#### Work around

Ensure the device operating voltage does not violate the specified values. Use an external supervisor circuit to reset the device if the operating voltage can be outside the specified values.

#### Affected Silicon Revisions

A3	A4	A5			
Х					

## 7. Module: $I^2C$

In applications with multiple  $I^2C$  clients, bus data can become corrupted when the data payload sent to an addressed client device matches the bus address of another (unaddressed) client device.

#### Work around

Keep track of the bus address and data phases in software. When Address Hold Enable is used (the AHEN bit is set), the application can assert a NACK for any of the received bytes (invalid addresses and data bytes for other client devices) until a Stop bit is received.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х	Х			

## 8. Module: I<sup>2</sup>C

In I<sup>2</sup>C 10-Bit Client Addressing mode, on receiving the upper address byte (A9 and A8 bits), the Acknowledge Time Status bit (ACKTIM) is not asserted during the Acknowledgment sequence. This issue is not seen during the reception of the lower address byte (A7 to A0) and data bytes. The hardware asserts the ACKTIM bit on the falling edge of the eighth clock and deasserts on the rising edge of the ninth clock. In this case, ACKTIM is not asserted on upper address byte reception. When AHEN = 1, the clock is stretched after the 8th falling edge and the ACKTIM bit is asserted until the clock is released. If AHEN = 0, the clock is not stretched and ACKTIM is asserted during the Acknowledgment sequence, which is of a short duration. Therefore, the user application can see this issue of the ACKTIM bit not getting asserted when AHEN = 1.

#### Work around

Instead of polling for ACKTIM to be asserted, poll for the RBF flag.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х	Х			

## 9. Module: I<sup>2</sup>C

In I<sup>2</sup>C Client Receive mode, the Acknowledge Time Status bit (ACKTIM) has no effect if the Address Hold Enable (AHEN) and Data Hold Enable (DHEN) bits are disabled (AHEN = 0 and DHEN = 0). The Acknowledge Time Status bit (ACKTIM) is asserted only if the Address Hold Enable (AHEN) or Data Hold Enable (DHEN) bit is enabled.

#### Work around

Instead of polling for the ACKTIM bit to be asserted, poll for the RBF flag.

A3	A4	A5			
Х	Х	Х			

## 10. Module: I<sup>2</sup>C

In Client mode, false bus collision triggers are generated when the bus collision is enabled (SBCDE = 1).

#### Work around

None.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х	Х			

## 11. Module: I<sup>2</sup>C

A minimum hold time of 300 ns on SDAx, after the falling edge of SCLx, is not achieved when the SDAx Data Hold Time Selection bit (SDAHT) is set.

#### Work around

None.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х	Х			

## 12. Module: I<sup>2</sup>C

In Client mode, the Bus Collision Detect bit (BCL) cannot be cleared when bus collision detection is enabled (SBCDE = 1).

#### Work around

Disable the  $I^2C$  module and then re-enable the module.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х	Х			

## 13. Module: I<sup>2</sup>C

In Client mode, an address cannot be received when the device is in Idle and the module is set for discontinue in Idle (I2CSIDL = 1).

#### Work around

None.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х	Х			

#### 14. Module: UART

The Transmit Shift Register Empty (TRMT) bit is unreliable when there are back-to-back Break character transmissions.

For back-to-back Break characters, the TRMT bit may not reflect the actual status. If user software is polling for this bit to be set, it may result in dummy bytes getting transmitted instead of Break characters.

#### Work around

Poll the UARTx Transmit Break bit, UTXBRK (UxSTA[11]), to be cleared instead of the TRMT bit (U1STA[8]) to be set. The UTXBRK status bit will be cleared after a Break character transmission.

A3	A4	A5			
Х	Х	Х			

#### 15. Module: ADC

As shown in the following table, the ADC Differential Nonlinearity (DNL) specification on the positive side changes (changes shown in **bold**).

## TABLE 32-24: A/D MODULE SPECIFICATIONS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions:2.0V to 3.6V (unless otherwise stOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			A/D	Accurac	y			
AD22B	DNL	Differential Nonlinearity	_	—	< +2	LSb	VINL = AVSS = VREFL = 0V,	
					< -1		AVDD = VREFH = 3V	

#### Work around

None.

A3	A4	A5			
Х	Х	Х			

#### 16. Module: ADC

On some devices, the current drawn may increase when the ADC is enabled. The powersaving modes or ADC configuration cannot stop the additional current being drawn. However, the additional current does not affect the performance of either the ADC or the device.

#### Work around

Disable the ADC when it is not used in the application.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х				

#### 17. Module: Oscillator

When the device is clocked from the Primary Oscillator with PLL (XT+PLL, HS+PLL or EC+PLL), it may not recover from the oscillator failure (Fail-Safe Clock Monitor event) if a RESET instruction is executed in the oscillator trap. The device will stop responding.

#### Work around

In the application code, the device should be started from FRC (defined in the Configuration bits). Then the clock should be switched to the Primary Oscillator with PLL.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х	Х			

## 18. Module: CCP

The MCCP timer in 32-bit mode cannot be cleared by writing a zero to the Timer register.

#### Work around

Switch to 16-bit mode, clear both low and high words and then return to 32-bit mode.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х	Х			

#### 19. Module: Oscillator

If a clock failure event occurs when the Fail-Safe Clock Monitor (FSCM) is enabled, the oscillator trap may not occur. Instead of the oscillator trap, a clock failure condition can result in instruction misexecution with other traps or Resets generated.

#### Work around

None.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х				

#### 20. Module: Oscillator

The PLL in 96 MHz mode may not function when the device starts up and the capacitor on the VCAP pin is discharged. This condition is applicable in both Two-Speed Oscillator Start-up and clock switching at run time.

#### Work around

- 1. The 8x/6x/4x PLL modes are functional and available for use.
- If 96 MHz PLL mode is required for application, connect a 1 µF capacitor between VDD and VCAP to precharge the VCAP capacitor.

A3	A4	A5			
Х	Х				

## 21. Module: I<sup>2</sup>C

In applications with multiple  $I^2C$  clients and General Call (GCEN (I2CxCONL[7]) = 1) is enabled, unexpected behavior is observed in the unaddressed client when the data payload of the addressed client matches the General Call address (00h).

When the issue occurs, unexpected data might be received in the unaddressed client. If Address Hold is enabled (AHEN (I2CxCONH[1]) = 1), then  $I^2C$  will erroneously ACK the byte.

## Work around

If Address Hold is enabled (I2CxCONH[1] = 1), Acknowledge Data (ACKDT (I2CxCONL[5]) = 1) should be set during initialization.

Instead of a client interrupt, poll the Receive Buffer Full Status bit and read the receive buffer to clear the unwanted data.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х	Х			

## 22. Module: I<sup>2</sup>C

When the client is transmitting data, if Acknowledge Data (ACKDT (I2CxCONL[5]) = 1) is set before the client starts transmission, then the second data transmitted will be 0xFF, irrespective of the actual data in I2CxTRN.

## Work around

Clear the ACKDT bit before client transmission.

#### Affected Silicon Revisions

A3	A4	A5			
Х	Х	Х			

#### 23. Module: Oscillator

On start-up with the VCAP capacitor discharged, the OSCFDIV oscillator may not function. This condition is applicable in both Two-Speed Oscillator Start-up and clock switching at run time. If the OSCFDIV oscillator is selected by default in the FNOSC Configuration bits, the device may not start.

#### Work around

Use another clock source option, such as FRC.

#### Affected Silicon Revisions

A3	<b>A</b> 4	A5			
Х	Х				

## 24. Module: CCP

The CCP timer interrupt will not occur in Capture mode (CCSEL = 1) with the timer time base prescale set to anything other than zero (TMRPS[1:0]  $\neq$  0).

#### Work around

None.

A3	A4	A5			
Х	Х	Х			

## **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS30010118**E**):

Note:	Corrections are shown in <b>bold</b> . Where
	possible, the original bold text formatting
	has been removed for clarity.

#### 1. Module: Power-Saving Features

The VREGS column in Table 10-1: Low-Power Sleep Modes of the device data sheet should be read as the one given in the following table.

RETEN	VREGS	MODE	Relative Power
0	0	Sleep	A Few µA Range
0	1	Fast Wake-up	100 µA Range
1	0	Retention Sleep	Less than 1 µA
1	1	Fast Retention	A Few µA Range

TABLE 10-1: LOW-POWER SLEEP MODES

## 2. Module: Oscillator

If POSC is disabled/not present, then PLLSS should be set to FRC. PLLSS = PRI is an invalid configuration when POSC is not present.

On any Reset:

The PLL clock source will get selected by the PLLSS configuration option.

By default, in FOSC configuration, it is set to Primary, and if the Primary clock source is not selected (POSCMD = None) or not available, then the device may stop responding as a clock switch to the PLL clock source will not happen after Reset.

So in such a scenario, the user must take care of the PLLSS option and select PLLSS = FRC.

## APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (10/2016)

Initial release of this document; issued for Revision A3.

Rev B Document (12/2016)

Added silicon errata issue 5 (Power).

Rev C Document (6/2017)

Added silicon errata issue 6 (Power).

Added data sheet clarifications 1 (Referenced Sources), 2 (Device Overview), 3 (Power-Saving Features), 4 (Capture/Compare/PWM/Timer Modules (MCCP)), 5 (Serial Peripheral Interface), 6 (Serial Peripheral Interface), 7 (Comparator Voltage Reference), 8 (High/ Low-Voltage Detect (HLVD)), 9 (High/Low-Voltage Detect (HLVD)), 10 (Electrical Characteristics) and 11 (Packaging Information.

Rev D Document (3/2018)

Rev D is updated for the silicon revision A4.

Added silicon errata issues 7 ( $l^2C$ ), 8 ( $l^2C$ ), 9 ( $l^2C$ ), 10 ( $l^2C$ ), 11 ( $l^2C$ ), 12 ( $l^2C$ ), 13 ( $l^2C$ ), 14 (UART) and 15 (ADC).

Incorporated all data sheet clarifications into the "PIC24FJ256GA705 Family Data Sheet" (DS30010118**C**).

Rev E Document (2/2019)

Added silicon errata issue 16 (ADC)

Added data sheet clarifications 1 (Power-Saving Features), 2 (Flash Program Memory) 3 (Memory Organization) and 4 (Capture/Compare/PWM/Timer Modules (MCCP)).

Rev F Document (8/2020)

Added silicon errata issues 17 (Oscillator), 18 (CCP), 19 (Oscillator), 20 (Oscillator), 21 (I<sup>2</sup>C) and 22 (I<sup>2</sup>C).

Removed data sheet clarifications 2 (Flash Program Memory), 3 (Memory Organization) and 4 (Capture/ Compare/PWM/Timer Modules (MCCP)) because these were corrected in the current device data sheet.

Added data sheet clarification 2 (Oscillator).

Rev G Document (2/2021)

Rev G is updated for the silicon revision A5.

Added silicon errata issues 23 (Oscillator) and 24 (CCP).

Rev H (3/2021

Removed A5 from the Affected Silicon Revisions table in silicon errata issue 4 (Primary XT and HS Oscillator (POSC) because this issue only affects silicon revisions A3 and A4.

The I<sup>2</sup>C standard uses the terminology "Master" and "Slave." The equivalent Microchip terminology used in this document is "Host" and "Client", respectively.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSE-QUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2016-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7855-3



## Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Israel - Ra'anana Tel: 972-9-744-7705

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 66-2-694-1351

China - Zhuhai

Tel: 86-756-3210040