



## Product Change Notification / SYST-25OAFH097

---

**Date:**

26-Mar-2021

**Product Category:**

8-bit Microcontrollers

**PCN Type:**

Document Change

**Notification Subject:**

ERRATA - PIC16(L)F15354/55 Family Silicon Errata and Data Sheet Clarification Errata Document Revision

**Affected CPNs:**

[SYST-25OAFH097\\_Affected\\_CPN\\_03262021.pdf](#)

[SYST-25OAFH097\\_Affected\\_CPN\\_03262021.csv](#)

**Notification Text:**

SYST-25OAFH097

Microchip has released a new Product Documents for the PIC16(L)F15354/55 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at [PIC16\(L\)F15354/55 Family Silicon Errata and Data Sheet Clarification](#).

**Notification Status:** Final

**Description of Change:**

1) Updated Table 2 and 37-1 and Section 4.1 Minimum VDD Specification. Other minor corrections.

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Date Document Changes Effective:** 26 Mar 2021

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

**Markings to Distinguish Revised from Unrevised Devices:** N/A

## **Attachments:**

[PIC16\(L\)F15354/55 Family Silicon Errata and Data Sheet Clarification](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## **Terms and Conditions:**

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC16F15354-E/5NVAO  
PIC16F15354-E/ML  
PIC16F15354-E/MV  
PIC16F15354-E/SO  
PIC16F15354-E/SP  
PIC16F15354-E/SS  
PIC16F15354-E/SSVAO  
PIC16F15354-I/ML  
PIC16F15354-I/MV  
PIC16F15354-I/SO  
PIC16F15354-I/SP  
PIC16F15354-I/SS  
PIC16F15354T-E/5NVAO  
PIC16F15354T-E/ML  
PIC16F15354T-E/SSVAO  
PIC16F15354T-I/ML  
PIC16F15354T-I/MV  
PIC16F15354T-I/SO  
PIC16F15354T-I/SS  
PIC16F15354T-I/SSC01  
PIC16F15355-E/ML  
PIC16F15355-E/MV  
PIC16F15355-E/SO  
PIC16F15355-E/SP  
PIC16F15355-E/SS  
PIC16F15355-E/SSVAO  
PIC16F15355-I/ML  
PIC16F15355-I/MV  
PIC16F15355-I/SO  
PIC16F15355-I/SP  
PIC16F15355-I/SS  
PIC16F15355-I/SSVAO  
PIC16F15355T-E/ML  
PIC16F15355T-E/MV  
PIC16F15355T-E/SS  
PIC16F15355T-E/SSV01  
PIC16F15355T-E/SSVAO  
PIC16F15355T-I/ML  
PIC16F15355T-I/MV  
PIC16F15355T-I/SO  
PIC16F15355T-I/SS  
PIC16F15355T-I/SSVAO  
PIC16LF15354-E/ML  
PIC16LF15354-E/MV  
PIC16LF15354-E/SO  
PIC16LF15354-E/SP

PIC16LF15354-E/SS  
PIC16LF15354-I/ML  
PIC16LF15354-I/MV  
PIC16LF15354-I/SO  
PIC16LF15354-I/SP  
PIC16LF15354-I/SS  
PIC16LF15354T-E/ML  
PIC16LF15354T-I/ML  
PIC16LF15354T-I/MV  
PIC16LF15354T-I/SO  
PIC16LF15354T-I/SS  
PIC16LF15355-E/5NVAO  
PIC16LF15355-E/ML  
PIC16LF15355-E/MV  
PIC16LF15355-E/SO  
PIC16LF15355-E/SP  
PIC16LF15355-E/SS  
PIC16LF15355-I/ML  
PIC16LF15355-I/MV  
PIC16LF15355-I/SO  
PIC16LF15355-I/SP  
PIC16LF15355-I/SS  
PIC16LF15355T-E/5NVAO  
PIC16LF15355T-E/ML  
PIC16LF15355T-E/MV021  
PIC16LF15355T-I/MV  
PIC16LF15355T-I/MV020  
PIC16LF15355T-I/SO  
PIC16LF15355T-I/SS

## PIC16(L)F15354/55 Family Silicon Errata and Data Sheet Clarifications

The PIC16(L)F15354/55 family devices that you have received conform functionally to the current Device Data Sheet (DS40001853C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).


The errata described in this document will be addressed in future revisions of the PIC16(L)F15354/55 silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A3**).

Data Sheet clarifications and corrections start on [page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® X IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website ([www.microchip.com](http://www.microchip.com)).

For example, to identify the silicon revision level using MPLAB X IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB X IDE project.
3. Configure the MPLAB X IDE project for the appropriate device and hardware debugger.
4. For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon (  ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F15354/55 silicon revisions are shown in [Table 1](#).

**TABLE 1: SILICON DEVREV VALUES**

Part Number	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(2)</sup>	
		A2	A3
PIC16F15354	30ACh	2002h	2003h
PIC16LF15354	30ADh	2002h	2003h
PIC16F15355	30AEh	2002h	2003h
PIC16LF15355	30AFh	2002h	2003h

**Note 1:** The Device IDs (DEVID and DEVREV) are located at addresses 8006h and 8005h, respectively. They are shown in hexadecimal in the format "DEVID DEVREV".

**2:** Refer to the "*PIC16(L)F153XX Memory Programming Specification*" (DS40001838) for detailed information on Device and Revision IDs for your specific device.

**TABLE 2: SILICON ISSUE SUMMARY**

Module	Feature	Item Number	Issue Summary	Affected Revisions <sup>(1)</sup>	
				A2	A3
Analog-to-Digital Converter (ADC)	ADC Positive Voltage Reference	1.1	Using FVR as the positive voltage reference to the ADC can cause missing codes in the conversion result.	X	X
Development Support	Data Breakpoints	2.1	Data breakpoints are not available on Banks 32 through 63.	X	
Windowed Watchdog Timer (WWDT)	Watchdog Timer Clock Source	3.1	WWDT does not work with SOSC as the clock source.	X	
Electrical Specifications	Minimum VDD Specification for LF Devices	4.1	VDDMIN specifications are changed for LF devices only.	X	X
	Fixed Voltage Reference (FVR) Accuracy	4.2	FVR output tolerance may be higher than specified at temperatures below -20°C.	X	X
	ADC Offset Error	4.3	ADC Offset Error specification changed.	X	X

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

## Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A2).

### 1. Module: Analog-to-Digital Converter (ADC)

#### 1.1 ADC Positive Voltage Reference

Using the FVR as the positive voltage reference to the ADC can cause an increase in missing codes.

##### Work around

1. Increase the bit conversion time, known as TAD, to 8 us.
2. Use VDD as the positive voltage reference to the ADC.

##### Affected Silicon Revisions

A2	A3							
X	X							

### 2. Module: Development Support

#### 2.1 Data Breakpoints

Data breakpoints are not available on Banks 32 through 63. Any breakpoints that are placed in Banks 32 through 63 will fail to be recognized.

##### Work around

None.

##### Affected Silicon Revisions

A2	A3							
X								

### 3. Module: Windowed Watchdog Timer (WWDT)

#### 3.1 WWDT Clock Source Selection

When the WDTCS <2:0> bits of the WDTCON1 register are set to 'b010', selecting the Secondary Oscillator SOSC 32 kHz, as the clock source, the WWDT does not operate.

##### Work around

Use the LFINTOSC or MFINTOSC clock sources for the WWDT.

##### Affected Silicon Revisions

A2	A3							
X								

### 4. Module: Electrical Specifications

#### 4.1 Minimum VDD Specifications for LF Devices

VDDMIN at -40°C to +25°C = 2.3V. (See [TABLE 37-1: Supply Voltage](#) on the following page for reference.)

##### Work around

None

##### Affected Silicon Revisions

A2	A3							
X	X							

#### 4.2 Fixed Voltage Reference (FVR) Accuracy

At temperatures below -20°C, the output voltage for the FVR may be greater than the levels specified in the data sheet. This will apply to all three gain amplifier settings (1X, 2X, 4X). The affected parameter numbers found in the data sheet are: FVR01 (1X gain setting), FVR02 (2X gain setting), and FVR03 (4X gain setting).

##### Work around

None

##### Affected Silicon Revisions

A2	A3							
X	X							

#### 4.3 ADC Offset Error

The table containing the Offset Error specification (AD04:EOFF) for the Analog-to-Digital Converter is modified. The updated value for Offset Error specification is +/- 3.0 LSB.

##### Work around

None

##### Affected Silicon Revisions

A2	A3							
X	X							

# PIC16(L)F15354/55

TABLE 37-1: SUPPLY VOLTAGE

PIC16LF15354/15355			Standard Operating Conditions (Unless Otherwise Stated)				
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
D002	VDD		1.8	—	3.6	V	FOSC ≤ 16 MHz, +25°C ≤ TA ≤ +125°C
			2.3	—	3.6	V	FOSC ≤ 16 MHz, -40°C ≤ TA ≤ +25°C
			2.5	—	3.6	V	FOSC > 16 MHz



## Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001853C):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

None.

## 1. Module: Analog-to-Digital Converter

Added RA6 bit description to bit 7-2 of register 20-1 from ADC chapter.

## 20.4 Register Definitions: ADC Control

### REGISTER 20-1: ADCON0: ADC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CHS<5:0>						GO/DONE	ADON
bit 7							bit 0

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2      **CHS<5:0>**: Analog Channel Select bits  
 111111 = FVR Buffer 2 reference voltage<sup>(2)</sup>  
 111110 = FVR 1 Buffer 1 reference voltage<sup>(2)</sup>  
 111101 = DAC1 output voltage<sup>(1)</sup>  
 111100 = Temperature sensor output<sup>(3)</sup>  
 111011 = AVSS (Analog Ground)  
 111010-011000 = Reserved. No channel connected  
 .  
 .  
 010111 = RC7  
 010110 = RC6  
 010101 = RC5  
 010100 = RC4  
 010011 = RC3  
 010010 = RC2  
 010001 = RC1  
 010000 = RC0  
 001111 = RB7  
 001110 = RB6  
 001101 = RB5  
 001100 = RB4  
 001011 = RB3  
 001010 = RB2  
 001001 = RB1  
 001000 = RB0  
 000111 = RA7<sup>(4)</sup>  
**000110 = RA6<sup>(4)</sup>**  
 000101 = RA5  
 000100 = RA4  
 000011 = RA3  
 000010 = RA2  
 000001 = RA1  
 000000 = RA0

bit 1      **GO/DONE**: ADC Conversion Status bit  
 1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle.  
           This bit is automatically cleared by hardware when the ADC conversion has completed.  
 0 = ADC conversion completed/not in progress

bit 0      **ADON**: ADC Enable bit  
 1 = ADC is enabled  
 0 = ADC is disabled and consumes no operating current


## REGISTER 20-1: ADCON0: ADC CONTROL REGISTER 0 (CONTINUED)

- Note**
- 1: See [Section 21.0 "5-Bit Digital-to-Analog Converter \(DAC1\) Module"](#) for more information
  - 2: See [Section 18.0 "Fixed Voltage Reference \(FVR\)"](#) for more information.
  - 3: See [Section 19.0 "Temperature Indicator Module"](#)
  - 4: The analog channel functionality on these pins is disabled when the system clock source is selected is external.

## 2. Module: Electrical Specifications


### 2.1 Figure 37-5: Clock Timing

Figure 37-5 incorrectly shows the location of parameters OS1, OS2, OS3, OS4, OS5, OS6, OS7, OS8, OS9, OS10, OS20 and OS21. The correct location for the above-mentioned parameters is depicted in the following figure.



### 2.2 Figure 37-9: Brown-Out Reset Timing and Characteristics

Note 1 in Figure 37-9 is incorrect. The correct note along with the figure is depicted below.



## APPENDIX A: DOCUMENT REVISION HISTORY

### Rev G Document (03/2021)

Updated Table 2 and 37-1 and Section 4.1 Minimum VDD Specification. Other minor corrections.

#### Data Sheet Clarifications:

Added Module 2: Electrical Specifications.

### Rev F Document (11/2020)

Added Table 37-1; Updated Sections 4.1 and 4.3.

### Rev E Document (09/2020)

Added Silicon Revision A3; Other minor corrections.

### Rev D Document (03/2018)

Data Sheet Clarifications: Added Module 1: Analog-to-Digital Converter. Other minor corrections.

### Rev C Document (08/2017)

Added Module 4: Electrical Specifications

#### Data Sheet Clarifications:

Added Modules 1 and 2. Other minor corrections.

### Rev B Document (01/2017)

Removed Module 1: Oscillators. Added Module 3: Windowed Watchdog Timer (WWDT). Other minor corrections.

### Rev A Document (10/2016)

Initial release of this document.