RENESAS

DATASHEET

ISL9111, ISL9111A

Low Input Voltage, High Efficiency Synchronous Boost Converter with 1A Switch

FN7602 Rev.4.00 Jun 4, 2012

The <u>ISL9111</u> and <u>ISL9111A</u> provide a power supply solution for single-cell, dual-cell, or three-cell alkaline, NiCd or NiMH battery-powered applications. The device has a typical 0.8V start-up voltage and is capable of supplying up to 5.25V output voltage. Both devices are guaranteed to supply 100mA from a single-cell input and 240mA from a dual-cell input when output is 3.3V. High 1.2MHz switching frequency allows for the use of tiny, low-profile inductors and ceramic capacitors to minimize the size of the solution.

The ISL9111 and ISL9111A are internally compensated, fully integrated synchronous boost converters optimized for efficiency with minimal external components. At light load, the device enters skip mode and consumes only $20\mu A$ of quiescent current, resulting in higher efficiency at light loads and maximum battery life.


The ISL9111 and ISL9111A address both rechargeable and non-rechargeable battery applications. The ISL9111 has a UVLO feature, which will internally shut off at 0.7V protecting a rechargeable battery. The ISL9111A has this feature disabled to maximize the usable life of a non-rechargeable single cell battery. The parts are available in fixed 3.0V, 3.3V and 5.0V output voltage versions or an adjustable output voltage version (ADJ). The fixed output voltage version also provides a FAULT pin for fault condition monitoring. The ISL9111 and ISL9111A are available in a 6 Ld SOT-23 package.

Features


- Up to 97% Efficiency at Typical Operating Conditions
- Minimum Start-up Voltage
 - 0.8V (ISL9111)
 - 0.6V (ISL9111A)
- Minimum Operating Voltage
 - 0.7V (ISL9111)
 - 0.5V (ISL9111A)
- Low Quiescent Current: 20µA (Typical)
- At V_{OUT} = 3.3V
 - 100mA Output Current @ V_{IN} = 0.9V
 - 240mA Output from @ V_{IN} = 1.8V
- Logic Control Shutdown (Iq < 1µA)
- Output Voltage Up to 5.25V
- Output Disconnect During Shutdown
- Skip Mode Under Light Load Condition
- Undervoltage Lockout (ISL9111 Only)
- Fault Protection: OVP (ADJ Version Only), OTP, Short Circuit
- 6 Ld SOT-23 Package

Applications

- Products Including Portable HDMI and USB-OTG
- Personal Medical Products
- Wireless Mouse/Keyboard
- Bluetooth Headsets
- MP3/MP4 Players/DSC
- Single-cell, Dual-cell and Triple-cell Alkaline, NiCd, NiMH Powered Products












Block Diagram: ISL9111-ADJ, ISL9111A-ADJ




Block Diagram: ISL9111-3.0/3.3/5.0V, ISL9111A-3.0/3.3/5.0V



Pin Configurations





Pin Descriptions

| FIXED (5.0V, 3.3V, 3.0V) PIN NUMBER | ADJUSTABLE OUTPUT PIN NUMBER | SYMBOL | PIN DESCRIPTION |
|--|---------------------------------|--------|--|
| 1 | 1 | SW | The SW pin is the switching node of the power converter. Connect one terminal of the inductor to the SW pin and the other to power input. |
| 2 | 2 | GND | System ground |
| 3 | 3 | EN | The EN pin is an active-high logic input for enabling the device. When asserted high, the boost function begins. When asserted low, the device is completely disabled, and current is blocked from flowing from the SW pin to the output and vice versa. This pin should be tied either high to enable the device or low to disable. |
| 4 | - | FAULT | Fault output; outputs logic LOW under a number of fault conditions (see Table 1 on page 10). |
| - | 4 | FB | Feedback pin of the converter. Connect voltage divider resistors between VOUT, FB and GND for desired output. See Figures 3A, 4A, and 5A. |
| 5 | 5 | VOUT | Device output |
| 6 | 6 | VIN | Device input supply pin. Connect a $4.7\mu F$ ceramic capacitor to the power ground. |



Ordering Information

| PART NUMBER (Notes 1, 2, 3) | PART MARKING (Note 4) | V _{OUT} (V) | TEMP RANGE (°C) | PACKAGE (Pb-free) | PKG. DWG. # | |
|--------------------------------|-----------------------------|------------------------------------|--------------------|----------------------|----------------|--|
| ISL9111EH30Z-T | GAKA | 3.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EH30Z-T7A | GAKA | 3.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EH33Z-T | GALA | 3.3 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EH33Z-T7A | GALA | 3.3 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EH50Z-T | GAMA | 5.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EH50Z-T7A | GAMA | 5.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EHADJZ-T | GARA | Adjustable | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111EHADJZ-T7A | GARA | Adjustable | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEH30Z-T | GBAA | 3.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEH30Z-T7A | GBAA | 3.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEH33Z-T | GBAB | 3.3 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEH33Z-T7A | GBAB | 3.3 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEH50Z-T | GBAC | 5.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEH50Z-T7A | GBAC | 5.0 | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEHADJZ-T | GBAD | Adjustable | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111AEHADJZ-T7A | GBAD | Adjustable | -20 to +85 | 6 Ld SOT-23 | P6.064 | |
| ISL9111H30EV1Z | Evaluation Board for | SL9111EH30Z | | U | | |
| ISL9111H33EV1Z | Evaluation Board for | Evaluation Board for ISL9111EH33Z | | | | |
| ISL9111H50EV1Z | Evaluation Board for | Evaluation Board for ISL9111EH50Z | | | | |
| SL9111HADJEV1Z | Evaluation Board for | Evaluation Board for ISL9111EHADJZ | | | | |
| ISL9111AH30-EVZ | Evaluation Board for | Evaluation Board for ISL9111AH30Z | | | | |
| ISL9111AH33-EVZ | Evaluation Board for | SL9111AH33Z | | | | |
| ISL9111AH50-EVZ | Evaluation Board for | SL9111AH50Z | | | | |
| SL9111AHADJ-EVZ | Evaluation Board for | SL9111AEHADJZ | | | | |

NOTES:

1. Please refer to Tech Brief $\underline{\text{TB347}}$ for details on reel specifications.

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL9111</u>, <u>ISL9111A</u>. For more information on MSL please see Tech Brief <u>TB363</u>.

4. The part marking is located on the bottom of the part.

Absolute Maximum Ratings

| VIN, EN, FAULT, V _{OUT} |
|---|
| DC |
| Pulse < 10ns0.5V to 8.0V ESD Ratings |
| Human Body Model (Tested per JESD22-A114F) |
| *Other ESD Spec should meet Level 1 requirement Latch Up (Tested per JESD78; Class 2, Level A) 100mA |

Thermal Information

| Thermal Resistance (Typical) | θ _{JA} (°C∕W) |
|--|------------------------|
| 6 Ld SOT-23 (Note 5) | 146 |
| Junction Temperature Range | -20°C to +125°C |
| Operating Temperature Range | 20°C to +85°C |
| Storage Temperature Range | -65°C to +150°C |
| Pb-Free Reflow Profile | see link below |
| http://www.intersil.com/pbfree/Pb-FreeReflow.asp | |

Recommended Operating Conditions

| V _{IN} | 0.8V to V _{OUT} - 200mV |
|-------------------------------|----------------------------------|
| Ambient Temperature Range | 20°C to +85°C |
| Maximum DC Current from Input | 750mA |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

5. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.

Electrical Specifications $V_{IN} = 1.2V$, $V_{OUT} = 3.3V$, $T_A = +25$ °C (see "Typical Application Circuits" on page 7). Boldface limits apply over the operating temperature range, -20 °C to +85 °C.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN (Note 6) | ТҮР | MAX (Note 6) | UNITS |
|---|-------------------|---|---------------------|------|---------------------|-------|
| Minimum Start-up Voltage (ISL9111) | V _{MIN} | $V_{EN} = V_{IN,} R_{LOAD} = 50\Omega$ | | 0.80 | 0.90 | V |
| Minimum Operating Voltage after Start-up (ISL9111) | V _{UVLO} | $V_{EN} = V_{IN} R_{LOAD} = 50\Omega$ | 0.68 | 0.70 | 0.76 | V |
| Minimum Start-up Voltage (ISL9111A) | V _{MIN} | V _{EN} = V _{IN,} No Load | | | 0.75 | V |
| Minimum Operating Voltage after Start-up (ISL9111A) | V _{OPT} | $V_{EN} = V_{IN, NO}$ Load | | | 0.50 | V |
| Output Voltage Range (ISL9111-ADJ/ISL9111A-ADJ) | V _{OUT} | V _{IN} < V _{OUT} | 2.5 | | 5.25 | V |
| Output Voltage Accuracy (ISL9111: 3.0/3.3/5.0V, ISL9111A: 3.0/3.3/5.0V) | V _{OUT} | V _{IN} = 1.2V, I _{LOAD} = 50mA | -100 | | +100 | mV |
| Feedback Voltage (ISL9111-ADJ/ISL9111A-ADJ) | V _{FB} | V _{OUT} = 5V | 784 | 800 | 816 | mV |
| Feedback Pin Input Current | | | | | 100 | nA |
| Quiescent Current from V _{OUT} | l _{Q1} | No Load (Note 7) | | 20 | 45 | μA |
| Shutdown Current from V _{IN} | I _{SD} | $V_{\rm EN} = 0V, V_{\rm IN} = 1.2V, V_{\rm O} = 0$ | | 0.5 | 2 | μA |
| Leakage Current at SW Pin | | $V_{EN} = 0V, V_{IN} = 5V, V_0 = 0, T_A = +25^{\circ}C$ | | | 1 | μA |
| N-Channel MOSFET ON-Resistance | | V _{OUT} = 5V | | 0.2 | | Ω |
| P-Channel MOSFET ON-Resistance | | V _{OUT} = 5V | | 0.35 | | Ω |
| N-Channel MOSFET Peak Current Limit | I _{PK} | | 0.8 | 1.0 | 1.2 | Α |
| Maximum Duty Cycle | D _{MAX} | | 84 | 87.5 | | % |
| PWM Switching Frequency | F _{OSC} | | 1.0 | 1.2 | 1.4 | MHz |
| Soft-Start-Up Time | | | | 1 | | ms |
| EN Logic High | | | 0.8*V _{IN} | | | V |
| EN Logic Low | | | | | 0.2*V _{IN} | V |
| FAULT Pin Leakage Current when High | | V _{FLT} = V _{OUT} | | | 100 | nA |
| FAULT Pin Sink Current when Low | | V _{FLT} = 0.5V | 10 | | | mA |



Electrical Specifications $V_{IN} = 1.2V$, $V_{OUT} = 3.3V$, $T_A = +25$ °C (see "Typical Application Circuits" on page 7). Boldface limits apply over the operating temperature range, -20 °C to +85 °C. (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN (Note 6) | ТҮР | MAX (Note 6) | UNITS |
|--|----------------------------|--|-----------------|-----|-----------------|-------|
| Load Regulation | $\Delta V_{OUT} / V_{OUT}$ | I _{LOAD} = 0 to 100mA | -1.5 | | +1.5 | % |
| Line Regulation | | $V_{IN} = 0.8V$ to 1.6V, $I_{LOAD} = 1$ mA | -1.0 | | +1.0 | % |
| Output Overvoltage Protection Threshold (ADJ Version Only) | | | | 5.9 | | v |
| Output Overvoltage Protection Hysteresis (ADJ Version Only) | | | | 400 | | mV |
| Thermal Shutdown | T _{SD} | | | 150 | | °C |
| Thermal Shutdown Hysteresis | | | | 25 | | °C |

NOTES:

6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

7. I_{01} is measured at V_{OUT} and multiplied by V_{OUT}/V_{IN} ; thus, the equivalent input quiescent current is calculated.

Typical Application Circuits




FIGURE 3A. POWER SUPPLY SOLUTION FOR 2.5V OUTPUT VOLTAGE





FIGURE 4A. POWER SUPPLY SOLUTION FOR 4.0V OUTPUT VOLTAGE






FIGURE 4B. EFFICIENCY AT $V_{OUT} = 4.0V$

RENESAS

Typical Application Circuits (Continued)




FIGURE 5A. POWER SUPPLY SOLUTION FOR 5.25V OUTPUT VOLTAGE

Detailed Description


Current Mode PWM Operation

The control scheme of the device is based on the peak current mode control, and the control loop is compensated internally. The peak current of the N-channel MOSFET switch is sensed to limit the maximum current flowing through the switch and the inductor. The typical current limit is set to 1A.

The control circuit includes ramp generator, slope compensator, error amplifier, PWM comparator (see block diagrams on page 2 and page 3). The ramp signal is derived from the inductor current. This ramp signal is then compared to the error amplifier output to generate the PWM gating signals for driving both N-channel and P-channel MOSFETs. The PWM operation is initialized by the clock from the internal oscillator (typical 1.2MHz). The N-channel MOSFET is turned on at the beginning of a PWM cycle, the P-channel MOSFET remains off, and the current starts ramping up. When the sum of the ramp and the slope compensator output reaches the error amplifier output voltage, the PWM comparator outputs a signal to turn off the N-channel MOSFET. Here, both MOSFETs remain off during the dead-time interval, and then the P-channel MOSFET is turned on and remains on until the end of this PWM cycle. During this time, the inductor current ramps down until the next clock. At this point, following a short dead time, the N-channel MOSFET is again turned on, repeating as previously described.

Skip Mode Operation

The device is capable of operating in two different modes. When the inductor current is sensed to cross zero for eight consecutive times, the converter enters skip mode. In skip mode, each pulse cycle is still synchronized by the PWM clock. The N-channel MOSFET is turned on at the rising edge of the clock and turned off when the inductor peak current reaches typically 25% of the current limit. Then the P-channel MOSFET is turned on, and it stays on until its current goes to zero. Subsequently, both N-channel and P-channel MOSFETs are turned off until the next clock cycle starts, at which time the N-channel MOSFET is turned on again. When V_{OUT} is 1.5% typically higher than the nominal output voltage, the N-channel MOSFET is immediately turned off and the P-channel MOSFET is turned on until the inductor current



goes to zero. The N-channel MOSFET resumes operation when V_{FB} falls back to its nominal value, repeating the previous operation. The converter returns to 1.2MHz PWM mode operation when V_{FB} drops 1.5% below its nominal voltage.

Given the skip mode algorithm incorporated in the ISL9111 and ISL9111A, the average value of the output voltage is approximately 0.75% higher than the nominal output voltage under PWM operation. This positive offset improves the load transient response when switching from skip mode to PWM mode operation. The ripple on the output voltage is typically $1.5\%*V_{OUT}$ (nominal) when input voltage is sufficiently lower than output voltage, and it increases as input voltage approaches output voltage. Figure 9 shows the ripple voltage versus input voltage.

Synchronous Rectifier

The ISL9111 and ISL9111A integrate one N-channel MOSFET and one P-channel MOSFET to realize synchronous boost converters. Because the commonly used discrete Schottky rectifier is replaced with the low $r_{DS(ON)}$ P-channel MOSFET, the power conversion efficiency reaches a value above 90%. Since a typical step-up converter has a conduction path from the input to the output via the body diode of the P-channel MOSFET, a special circuit (see Block Diagrams on page 2 and page 3) is used to reverse the polarity of the P-channel body diode when the part is shut down. This configuration completely disconnects the load from the input during shutdown of the converter. The benefit of this feature is that the battery will not be completely depleted during shutdown of the converter. No additional components are needed to disconnect the battery from the output of the converter.

Minimum Startup and Minimum Operating Voltage

The ISL9111 and ISL9111A address applications with rechargeable and non-rechargeable battery cells.

1. The ISL9111 has a UVLO feature. The part can start up with a 0.8V typical input voltage and internally shut off when the battery drops below 0.7V to protect a rechargeable battery from over-discharge.



2. UVLO function is disabled in the ISL9111A. The minimum start-up voltage can be as low as 0.6V, and minimum operating voltage can be as low as 0.5V after start-up. The advantage of minimum operating voltage maximizes the performance of a non-rechargeable battery, allowing the system to operate until the battery is fully depleted.

Soft-start

When the device is enabled, the start-up cycle starts with linear phase. During linear phase, the rectifying switch is turned on in a current limited configuration, delivering about 200mA, until the output capacitor is charged to approximately 90% of the input voltage. At this point, PWM begins, and thus, boost operation starts. If the output voltage is below 2.3V, PWM switching is done at a fixed duty-cycle of 75% until the output voltage reaches 2.3V. When the output voltage exceeds 2.3V, the closed-loop current mode PWM loop overrides the duty cycle until the output voltage is regulated. Peak inductor current is ramped to the final value (typically 1A) during the soft-start period to limit in-rush current from the input source. Fault monitoring begins approximately 2ms after the device is enabled.

Over-temperature Protection (OTP)

The device offers over-temperature protection. A temperature sensor circuit is integrated and monitors the internal IC temperature. Once the temperature exceeds the preset threshold (typically +150°C), the IC shuts down immediately. The OTP has a typical hysteresis of +25°C. When the device temperature decreases by this, the device starts operating.

Overvoltage Protection (OVP)

The adjustable version of the ISL9111 and ISL9111A have built in overvoltage protection (OVP) to enhance product robustness for transient up to 8V on SW pin. V_{OUT} is actively monitored, and should the voltage reach 5.9V (typical), the device will stop switching. This turns off both power MOSFETs and the stored inductor energy is discharged to V_{OUT} through the body diode of the synchronous rectifier.

Fault Monitoring and Reporting

Fault monitoring starts 2ms after start-up. Table 1 shows the response to different detected faults. Any fault condition shown in Table 1 causes the FAULT pin to be taken low. The FAULT pin will not release until V_{IN} and V_{OUT} fully collapse or until the fault condition is removed.

Board Layout Recommendations

The ISL9111 and ISL9111A are high frequency switching boost converters. Accordingly, the converter creates fast voltage changes and high switching current that may cause EMI and stability issues if good PCB layout practices are not followed.

Although the ISL9111 and ISL9111A can tolerate short durations of 8.0V transients, prolonged or higher amplitude excursions may damage the device. Care should be taken to minimize the trace inductance and reduce the area of the power loop.

Power components such as input capacitor, inductor and output capacitor should be placed close to the device. Board traces that

carry high switching current should be routed wide and short. A solid power ground plane is important for EMI suppression.

The switching node (SW pin) of the converter and the traces connected to this pin are noisy. Noise sensitive traces such as the feedback trace should be kept away from SW pin and traces. The voltage divider should be placed close to the feedback pin to prevent noise pickup. Figure 6 shows the recommended EVB layout.




FIGURE 6. RECOMMENDED EVALUATION BOARD LAYOUT

Fixed Output Voltage and Adjustable Output Voltage

ISL9111 and ISL9111A offer options for fixed output voltages of 5V, 3.3V and 3V, or an adjustable output voltage.

For fixed output voltage versions (ISL9111-5.0, ISL9111A-5.0, ISL9111-3.3, ISL9111A-3.3, ISL9111-3.0, ISL9111A-3.0), an internal voltage divider is used (see "Block Diagram: ISL9111-3.0/3.3/5.0V, ISL9111A-3.0/3.3/5.0V" on page 3). For the adjustable output voltage version (ISL9111-ADJ, ISL9111A -ADJ), the output voltage is programmed by connecting two external voltage divider resistors among OUT, FB and GND (see "Block Diagram: ISL9111-ADJ, ISL9111A-ADJ, ISL911A-ADJ, ISL91AA

Output Voltage Setting Resistor Selection

For the ISL9111 adjustable output version, the resistors, R_1 and R_2 , as shown in the block diagram on page 2, set the desired output voltage values. The output voltage can be calculated using Equation 1:

$$V_0 = V_{FB} \bullet \left(\mathbf{1} + \frac{\mathbf{R}_1}{\mathbf{R}_2} \right)$$
(EQ. 1)

where V_{FB} is the internal feedback reference voltage (0.8V typical). The current flowing through the divider resistors is calculated as $V_0/(R_1+R_2)$. Large resistance is recommended to minimize current into the divider and thus improve the total efficiency of the converter. R_1 and R_2 should be placed close to the feedback pin of the device to prevent noise pickup.



TABLE 1. FAULT DETECTION AND RESPONSE

| FAULT CONDITION | DETECTION DETAILS | ACTION |
|---|--|---|
| Low Battery Voltage (ISL9111 only) | V _{IN} < 0.7V | Shut down until V_{EN} or V_{IN} is cycled. |
| V _{OUT} Out of Regulation | $V_{\mbox{OUT}}$ is 10% below the target output voltage. | Shut down only if V _{IN} and V _{OUT} fall below 2.1V. Device automatically restarts after 200ms. Fault signal switches on and off when V _{OUT} drops out of regulation due to overload condition. |
| Short Circuit | V_{OUT} falls below V_{IN} . | Shut down immediately. Device automatically restarts after 200ms. |
| Over-temperature Protection | Die temperature is > +150°C. | Switching stops. Device restarts when temperature decreases to +125°C (typical). |
| Output Overvoltage Protection (ADJ Version Only) | V _{OUT} > 5.90V | Switching stops until V _{OUT} drops 400mV below OVP threshold. |

Inductor Selection

An inductor with core material suitable for high frequency applications (e.g., ferrite) is desirable to minimize core loss and improve efficiency. The inductor should have a low ESR to reduce copper loss. Moreover, the inductor saturation current should be higher than the maximum peak current of the part; i.e., 1.2A.

The part is designed to operate with an inductor value of 4.7μ H to provide stable operation across the range of load, input and output voltages. Stable mode switching between PWM and skip mode operation is guaranteed at this inductor value. Table 2 shows recommended inductors.

TABLE 2. INDUCTOR VENDOR INFORMATION

| MANUFACTURER | SERIES | WEBSITE |
|--------------|---------------|-----------------|
| Sumida | CDRH2D18/HPNP | www.sumida.com |
| Abracon | ASPI-0412FS | www.abracon.com |
| Bourns | SDR0302 | www.bourns.com |
| Taiyo Yuden | NRS4012 | www.t-yuden.com |
| TDK | VLF5012AT | www.tdk.com |

Capacitor Selection

INPUT CAPACITOR

A minimum 4.7μ F ceramic capacitor is recommended to provide stable operation under typical operating conditions. For input voltage less than 1.0V application, an additional 4.7μ F ceramic capacitor is recommended for better noise filtering and EMI suppression. The input capacitor should be placed close to the input pin, GND pin, and the non-switching terminal of the inductor.

OUTPUT CAPACITOR


For the output capacitor, a ceramic capacitor with small ESR is recommended to minimize output voltage ripple. A typical 4.7μ F should be used to provide stable operation at different typical operating conditions. The output capacitor should be placed close to the output pin and GND pin of the device. Table 3 shows recommended capacitors.


TABLE 3. CAPACITOR VENDOR INFORMATION

| MANUFACTURER | SERIES | WEBSITE |
|--------------|--------|-----------------|
| AVX | X5R | www.avx.com |
| Murata | X5R | www.murata.com |
| Taiyo Yuden | X5R | www.t-yuden.com |
| ТДК | X5R | www.tdk.com |



Typical Characteristics










FIGURE 9. OUTPUT RIPPLE vs INPUT VOLTAGE




FIGURE 10. QUIESCENT CURRENT vs TEMPERATURE






FIGURE 11. MAXIMUM OUTPUT CURRENT vs INPUT VOLTAGE



5.07

5.06








FIGURE 14. LINE REGULATION, V_{OUT} = 5.0





FIGURE 16. START-UP WITH MINIMUM RESISTANCE (PRELOADED) vs $\rm V_{IN}$












FIGURE 17. SKIP MODE WAVEFORM



Typical Characteristics (Continued)





Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
|------------------|----------|---|
| May 16, 2012 | FN7602.4 | Corrected y-axis scale on Figures 2, 7, 8 and 16. Updated evaluation board part numbers in the "Ordering Information" table on page 5. |
| December 7, 2011 | FN7602.3 | Initial release to web. |

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets. For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <u>www.intersil.com</u>.

For a listing of definitions and abbreviations of common terms used in our documents, visit www.intersil.com/glossary.

You can report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2011-2012. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN7602 Rev.4.00 Jun 4, 2012




Package Outline Drawing

P6.064

6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 4, 2/10





TOP VIEW



SEE DETAIL X









- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- A. Foot length is measured at reference to guage plane.
- 5. Package conforms to JEDEC MO-178AB.

