

Product/Process Change Notification

N° 2021-080-A

Dear customer,

please find attached our Infineon Technologies AG PCN:

Datasheet update for products TLE9180x and TLE9183QK

Important information for your attention:

- Please respond to this PCN by indicating your decision on the approval form, sign it and return to your sales partner before 2021-08-02.
- Infineon aligns with the widely-recognized JEDEC STANDARD “JESD46”, which stipulates: “Lack of acknowledgement of the PCN within 30 days constitutes acceptance of the change.”
Notwithstanding the aforesaid individual agreements shall prevail.

Your prompt reply will help Infineon to assure a smooth and well-executed transition. If Infineon does not hear from your side by the due date, we will assume your full acceptance to this proposed change and its implementation.

Your attention and response to this matter is greatly appreciated.



On 16 April 2020, Infineon acquired Cypress.

We are now in the process of merging and consolidating our tools and processes for PCN, Information Notes, Errata and Product Discontinuance. We ask for your patience in the meantime. For further details, please visit our website:

<https://www.infineon.com/cms/en/about-infineon/company/cypress-acquisition/>

Infineon Technologies AG

Postal Address Headquarters: Am Campeon 1-15, D-85579 Neubiberg, Phone +49 (0)89 234-0

Chairman of the Supervisory Board: Dr. Wolfgang Eder

Management Board: Dr. Reinhard Ploss (CEO), Dr. Helmut Gassel, Jochen Hanebeck, Constanze Hufenbecher, Dr. Sven Schneider

Registered Office: Neubiberg

Commercial Register: München HRB 126492

Product/Process Change Notification

N° 2021-080-A

Products affected

Please refer to attached affected product list 1_cip21080_A

Detailed change information

Subject: Datasheet update for products TLE9180x and TLE9183QK

Reason/Motivation: Datasheet update.

Description	Old	New
DATA SHEET: Change of datasheet parameters/electrical specification (min./max./typ. values) and/or AC/DC specification	TLE9180-xxQK: datasheet rev. 1.72	TLE9180-xxQK: datasheet rev. 1.80
	TLE9180C-xxQK: datasheet rev. 1.01	TLE9180C-xxQK: datasheet rev. 1.10
	TLE9180D-x1QK: datasheet rev. 1.10	TLE9180D-x1QK: datasheet rev. 1.20
	TLE9180D-26QK: datasheet rev. 1.01	TLE9180D-26QK: datasheet rev. 1.10
	TLE9180D-32QK: datasheet rev. 1.01	TLE9180D-32QK: datasheet rev. 1.10
	TLE9183QK: datasheet rev. 1.01	TLE9183QK: datasheet rev. 1.10

Product identification

Not applicable (for documentation only)

Anticipated impact of change

No change of product (neither of technology/package nor of chip design), only change of datasheet.

DeQuMa-ID(s): SEM-DS-01

Attachments

1_cip21080_A	affected product list
3_cip21080_A	customer information package

Time schedule

Final qualification report	Not applicable (for documentation only)
First samples available	Not applicable (for documentation only)
Intended start of delivery [1]	Not applicable (for documentation only)

[1] Provided date or earlier after customer approval

If you have any questions, please do not hesitate to contact your local sales office.

Datasheet update for products TLE9180x and TLE9183QK

Customer Information Package
PCN 2021-080-A



Table of contents

1	Motivation of the change	3
2	Change Overview TLE9180	5
3	Change Overview TLE9180C	18
4	Change Overview TLE9180D	35
5	Hyperlink to the Infineon data base (MyICP)	46

Table of contents

1	Motivation of the change	3
2	Change Overview TLE9180	5
3	Change Overview TLE9180C	18
4	Change Overview TLE9180D	35
5	Hyperlink to the Infineon data base (MyICP)	46

Motivation of the change

- › Infineon has reviewed all datasheets (DS) for the product family TLE9180x and TLE9183QK.
 - TLE9180-20QK, TLE9180-21QK
 - TLE9180C-20QK, TLE9180C-21QK, TLE9180C-31QK
 - TLE9180D-21QK, TLE9180D-31QK, TLE9180D-32QK
 - TLE9180D-26QK
 - TLE9183QK

- › Several changes are required due to different aspects. The changes are listed in the revision history of each data sheet and on the following pages (see next sections) for better readability.

- › The datasheets are accessible via the links listed at the end in section [5](#).

Sales Type	Old DS	New DS
TLE9180-xxQK	Rev. 1.72	Rev. 1.80
TLE9180C-xxQK	Rev. 1.01	Rev. 1.10
TLE9180D-x1QK	Rev. 1.10	Rev. 1.20
TLE9180D-26QK	Rev. 1.00	Rev. 1.10
TLE9180D-32QK	Rev. 1.01	Rev. 1.10
TLE9183QK	Rev. 1.01	Rev. 1.10

Table of contents

1	Motivation of the change	3
2	Change Overview TLE9180	5
3	Change Overview TLE9180C	18
4	Change Overview TLE9180D	35
5	Hyperlink to the Infineon data base (MyICP)	46

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																																
4.1 Absolute Maximum Ratings	<p>Table 1 Absolute Maximum Ratings</p> <table border="1"> <tr> <td>Supply Voltage for Power-up¹⁾</td> <td>V_{Vs3}</td> <td>-</td> <td>-</td> <td>30</td> <td>V</td> <td>-</td> <td>P_4.1.7</td> </tr> <tr> <td>Supply Voltage</td> <td>V_{Vs3}</td> <td>5.5</td> <td>-</td> <td>60</td> <td>V</td> <td>Thermally limited</td> <td>P_4.3.1</td> </tr> </table>	Supply Voltage for Power-up ¹⁾	V_{Vs3}	-	-	30	V	-	P_4.1.7	Supply Voltage	V_{Vs3}	5.5	-	60	V	Thermally limited	P_4.3.1	<p>Table 1 Absolute Maximum Ratings</p> <table border="1"> <tr> <td>Supply Voltage for Power-up¹⁾</td> <td>V_{Vs6}</td> <td>-</td> <td>-</td> <td>30</td> <td>V</td> <td>-</td> <td>P_4.1.7</td> </tr> <tr> <td>Supply Voltage</td> <td>V_{Vs3}</td> <td>5.5</td> <td>-</td> <td>60</td> <td>V</td> <td>Thermally limited</td> <td>P_4.3.1</td> </tr> </table>	Supply Voltage for Power-up ¹⁾	V_{Vs6}	-	-	30	V	-	P_4.1.7	Supply Voltage	V_{Vs3}	5.5	-	60	V	Thermally limited	P_4.3.1																																
Supply Voltage for Power-up ¹⁾	V_{Vs3}	-	-	30	V	-	P_4.1.7																																																											
Supply Voltage	V_{Vs3}	5.5	-	60	V	Thermally limited	P_4.3.1																																																											
Supply Voltage for Power-up ¹⁾	V_{Vs6}	-	-	30	V	-	P_4.1.7																																																											
Supply Voltage	V_{Vs3}	5.5	-	60	V	Thermally limited	P_4.3.1																																																											
4.1 Absolute Maximum Ratings	<p>Table 1 Absolute Maximum Ratings (cont'd) $T_j = -40\text{ °C to }+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)</p> <table border="1"> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx1}</td> <td>-7</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.29</td> </tr> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx1}</td> <td>-7</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.29</td> </tr> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx2}</td> <td>-10</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.30</td> </tr> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx3}</td> <td>-15</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.31</td> </tr> <tr> <td>Voltage Difference VDHP-SHx</td> <td>$V_{dVDHPSHx2}$</td> <td>-90</td> <td>-</td> <td>85</td> <td>V</td> <td>en_vdh3=0x1 (cfg.: 3 VDHz pins enabled)</td> <td>P_4.1.32</td> </tr> </table>	Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-7	-	90	V	-	P_4.1.29	Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-7	-	90	V	-	P_4.1.29	Voltage Difference SHx-SLx¹⁾	V_{SSx2}	-10	-	90	V	-	P_4.1.30	Voltage Difference SHx-SLx¹⁾	V_{SSx3}	-15	-	90	V	-	P_4.1.31	Voltage Difference VDHP-SHx	$V_{dVDHPSHx2}$	-90	-	85	V	en_vdh3=0x1 (cfg.: 3 VDHz pins enabled)	P_4.1.32	<p>Table 1 Absolute Maximum Ratings $T_j = -40\text{ °C to }+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)</p> <table border="1"> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx1}</td> <td>-12</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.29</td> </tr> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx1}</td> <td>-12</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.29</td> </tr> <tr> <td>Voltage Difference VDHP-SHx</td> <td>$V_{dVDHPSHx2}$</td> <td>-90</td> <td>-</td> <td>85</td> <td>V</td> <td>en_vdh3=0x1 (cfg.: 3 VDHz pins enabled)</td> <td>P_4.1.32</td> </tr> </table>	Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	-	90	V	-	P_4.1.29	Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	-	90	V	-	P_4.1.29	Voltage Difference VDHP-SHx	$V_{dVDHPSHx2}$	-90	-	85	V	en_vdh3=0x1 (cfg.: 3 VDHz pins enabled)	P_4.1.32
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-7	-	90	V	-	P_4.1.29																																																											
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-7	-	90	V	-	P_4.1.29																																																											
Voltage Difference SHx-SLx¹⁾	V_{SSx2}	-10	-	90	V	-	P_4.1.30																																																											
Voltage Difference SHx-SLx¹⁾	V_{SSx3}	-15	-	90	V	-	P_4.1.31																																																											
Voltage Difference VDHP-SHx	$V_{dVDHPSHx2}$	-90	-	85	V	en_vdh3=0x1 (cfg.: 3 VDHz pins enabled)	P_4.1.32																																																											
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	-	90	V	-	P_4.1.29																																																											
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	-	90	V	-	P_4.1.29																																																											
Voltage Difference VDHP-SHx	$V_{dVDHPSHx2}$	-90	-	85	V	en_vdh3=0x1 (cfg.: 3 VDHz pins enabled)	P_4.1.32																																																											
4.1 Absolute Maximum Ratings Modification valid for: TLE9180-21QK	<p>Table 1 Absolute Maximum Ratings (cont'd)</p> <table border="1"> <tr> <td>Voltage Range APC</td> <td>V_{AOP1}</td> <td>-0.3</td> <td>-</td> <td>60</td> <td>V</td> <td>-</td> <td>P_4.1.39</td> </tr> </table>	Voltage Range APC	V_{AOP1}	-0.3	-	60	V	-	P_4.1.39	<p>Table 1 Absolute Maximum Ratings (cont'd)</p> <table border="1"> <tr> <td>Voltage Range APC</td> <td>V_{AOP1}</td> <td>-0.3</td> <td>-</td> <td>60</td> <td>V</td> <td>¹⁰⁾</td> <td>P_4.1.39</td> </tr> </table> <p>¹⁰⁾ A short circuit at APC for > 10 hrs might damage the device</p>	Voltage Range APC	V_{AOP1}	-0.3	-	60	V	¹⁰⁾	P_4.1.39																																																
Voltage Range APC	V_{AOP1}	-0.3	-	60	V	-	P_4.1.39																																																											
Voltage Range APC	V_{AOP1}	-0.3	-	60	V	¹⁰⁾	P_4.1.39																																																											
4.1 Absolute Maximum Ratings	<p>Table 1 Absolute Maximum Ratings (cont'd) Temperatures</p> <table border="1"> <tr> <td>Storage Temperature</td> <td>T_{slg}</td> <td>-55</td> <td>-</td> <td>150</td> <td>°C</td> <td>-</td> <td>P_4.1.54</td> </tr> <tr> <td>Junction Temperature</td> <td>T_{j1}</td> <td>-40</td> <td>-</td> <td>150</td> <td>°C</td> <td>-</td> <td>P_4.1.55</td> </tr> <tr> <td>Junction Temperature</td> <td>T_{j2}</td> <td>40</td> <td>-</td> <td>175</td> <td>°C</td> <td>200h over-lifetime</td> <td>P_4.1.56</td> </tr> </table>	Storage Temperature	T_{slg}	-55	-	150	°C	-	P_4.1.54	Junction Temperature	T_{j1}	-40	-	150	°C	-	P_4.1.55	Junction Temperature	T_{j2}	40	-	175	°C	200h over-lifetime	P_4.1.56	<p>Table 1 Absolute Maximum Ratings (cont'd) Temperatures</p> <table border="1"> <tr> <td>Storage Temperature</td> <td>T_{slg}</td> <td>-55</td> <td>-</td> <td>150</td> <td>°C</td> <td>-</td> <td>P_4.1.54</td> </tr> <tr> <td>Junction Temperature</td> <td>T_{j1}</td> <td>-40</td> <td>-</td> <td>150</td> <td>°C</td> <td>¹²⁾</td> <td>P_4.1.55</td> </tr> </table> <p>¹²⁾ For $T_j > 150\text{ °C}$ please check compliance with the IFX qualification</p>	Storage Temperature	T_{slg}	-55	-	150	°C	-	P_4.1.54	Junction Temperature	T_{j1}	-40	-	150	°C	¹²⁾	P_4.1.55																								
Storage Temperature	T_{slg}	-55	-	150	°C	-	P_4.1.54																																																											
Junction Temperature	T_{j1}	-40	-	150	°C	-	P_4.1.55																																																											
Junction Temperature	T_{j2}	40	-	175	°C	200h over-lifetime	P_4.1.56																																																											
Storage Temperature	T_{slg}	-55	-	150	°C	-	P_4.1.54																																																											
Junction Temperature	T_{j1}	-40	-	150	°C	¹²⁾	P_4.1.55																																																											
4.2 Thermal Resistance Modification done in: TLE9180-20QK & TLE9180-21QK	<p>Table 2 Thermal Resistance</p> <p>2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 μm Cu, 2 × 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.</p>	<p>Table 2 Thermal Resistance</p> <p>2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 μm Cu, 2 × 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.</p>																																																																

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																						
5.7 Electrical Characteristics IOs	1) Not subject of production test, specified by design	1) Not subject to production test, specified by design.																																						
5.7 Electrical Characteristics IOS <u>Modification valid for the TLE9180-21QK</u>	Table 5 Electrical Characteristics IOs <table border="1"> <tr> <td>High Level Output Voltage</td> <td>I_{ADPH1}</td> <td>4.2</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>$I_{load} = -1 \text{ mA}$</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	I_{ADPH1}	4.2	5.0	6.0	V	$I_{load} = -1 \text{ mA}$	P_5.7.47	Table 5 Electrical Characteristics IOs <table border="1"> <tr> <td>High Level Output Voltage</td> <td>I_{ADPH1}</td> <td>3.9</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>$I_{load} = -1 \text{ mA}$</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	I_{ADPH1}	3.9	5.0	6.0	V	$I_{load} = -1 \text{ mA}$	P_5.7.47																						
High Level Output Voltage	I_{ADPH1}	4.2	5.0	6.0	V	$I_{load} = -1 \text{ mA}$	P_5.7.47																																	
High Level Output Voltage	I_{ADPH1}	3.9	5.0	6.0	V	$I_{load} = -1 \text{ mA}$	P_5.7.47																																	
6 Serial Peripheral Interface - SPI	<p>1) Floating of MISO connection node shall be avoided.</p> <p>Figure 4 Principle for SPI-Bus Architecture</p>	<p>1) Floating of MISO connection node shall be avoided.</p> <p>Figure 4 Principle for SPI-Bus Architecture</p>																																						
6.4 Cyclic Redundancy Check - CRC Generation and Detection	6.4 Cyclic Redundancy Check - CRC Generation and Detection The CRC is added to any data transmitted. It is calculated for the whole SPI frame, CRC bits excluded. The CRC check for incoming data is performed over the complete SPI frame.	6.4 Cyclic Redundancy Check - CRC Generation and Detection The CRC is added to any data transmitted. It is calculated for the whole SPI frame, CRC bits excluded. The CRC check for incoming data is performed over the complete SPI frame. In case of a CRC3 Error Detection on the MISO line by the μC, the message should be discarded and the register access should be repeated.																																						
6.5 Electrical Characteristics SPI	Table 6 Electrical Characteristics: Timing (cont'd) <table border="1"> <tr> <td>Sequential Transfer Delay¹⁾</td> <td>t_{SPI_td}</td> <td>250</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, N</td> <td>P_6.5.19</td> </tr> </table>	Sequential Transfer Delay ¹⁾	t_{SPI_td}	250	-	-	ns	²⁾ Figure 6, N	P_6.5.19	Table 6 Electrical Characteristics: Timing (cont'd) <table border="1"> <tr> <td>Sequential Transfer Delay¹⁾</td> <td>t_{SPI_td}</td> <td>330</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, N</td> <td>P_6.5.19</td> </tr> </table>	Sequential Transfer Delay ¹⁾	t_{SPI_td}	330	-	-	ns	²⁾ Figure 6, N	P_6.5.19																						
Sequential Transfer Delay ¹⁾	t_{SPI_td}	250	-	-	ns	²⁾ Figure 6, N	P_6.5.19																																	
Sequential Transfer Delay ¹⁾	t_{SPI_td}	330	-	-	ns	²⁾ Figure 6, N	P_6.5.19																																	
6.5 Electrical Characteristics SPI	Table 6 Electrical Characteristics: Timing <table border="1"> <tr> <td>SPI Data Output (MISO) Lag</td> <td>t_{SPI_lag1}</td> <td>0</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, M</td> <td>P_6.5.15</td> </tr> <tr> <td>Enable (SS) Lag Time</td> <td>t_{SPI_lag2}</td> <td>25</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, M</td> <td>P_6.5.18</td> </tr> </table>	SPI Data Output (MISO) Lag	t_{SPI_lag1}	0	-	-	ns	²⁾ Figure 6, M	P_6.5.15	Enable (SS) Lag Time	t_{SPI_lag2}	25	-	-	ns	²⁾ Figure 6, M	P_6.5.18	Table 6 Electrical Characteristics: Timing (cont'd) <table border="1"> <tr> <td>Enable (SS) Lag Time</td> <td>t_{SPI_lag}</td> <td>25</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, M</td> <td>P_6.5.15</td> </tr> </table>	Enable (SS) Lag Time	t_{SPI_lag}	25	-	-	ns	²⁾ Figure 6, M	P_6.5.15														
SPI Data Output (MISO) Lag	t_{SPI_lag1}	0	-	-	ns	²⁾ Figure 6, M	P_6.5.15																																	
Enable (SS) Lag Time	t_{SPI_lag2}	25	-	-	ns	²⁾ Figure 6, M	P_6.5.18																																	
Enable (SS) Lag Time	t_{SPI_lag}	25	-	-	ns	²⁾ Figure 6, M	P_6.5.15																																	
6.5 Electrical Characteristics SPI	Table 6 Electrical Characteristics: Timing $T_j = -40 \text{ }^\circ\text{C}$ to $+150 \text{ }^\circ\text{C}$, $V_S = 5.5 \text{ V}$ to 60 V and with respect to ground, positive current flowing into pin (unless otherwise specified). <table border="1"> <thead> <tr> <th rowspan="2">Parameter</th> <th rowspan="2">Symbol</th> <th colspan="3">Values</th> <th rowspan="2">Unit</th> <th rowspan="2">Note / Test Condition</th> <th rowspan="2">Number</th> </tr> <tr> <th>Min.</th> <th>Typ.</th> <th>Max.</th> </tr> </thead> <tbody> <tr> <td>SPI Operating Frequency</td> <td>f_{SPI_clk}</td> <td>-¹⁾</td> <td>-</td> <td>10</td> <td>MHz</td> <td>²⁾</td> <td>P_6.5.1</td> </tr> </tbody> </table>	Parameter	Symbol	Values			Unit	Note / Test Condition	Number	Min.	Typ.	Max.	SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1	Table 6 Electrical Characteristics: Timing $T_j = -40 \text{ }^\circ\text{C}$ to $+150 \text{ }^\circ\text{C}$, $V_S = 5.5 \text{ V}$ to 60 V and with respect to ground, positive current flowing into pin (unless otherwise specified). Timings valid for 10 MHz operation. <table border="1"> <thead> <tr> <th rowspan="2">Parameter</th> <th rowspan="2">Symbol</th> <th colspan="3">Values</th> <th rowspan="2">Unit</th> <th rowspan="2">Note / Test Condition</th> <th rowspan="2">Number</th> </tr> <tr> <th>Min.</th> <th>Typ.</th> <th>Max.</th> </tr> </thead> <tbody> <tr> <td>SPI Operating Frequency</td> <td>f_{SPI_clk}</td> <td>-¹⁾</td> <td>-</td> <td>10</td> <td>MHz</td> <td>²⁾</td> <td>P_6.5.1</td> </tr> </tbody> </table>	Parameter	Symbol	Values			Unit	Note / Test Condition	Number	Min.	Typ.	Max.	SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1
Parameter	Symbol			Values						Unit	Note / Test Condition	Number																												
		Min.	Typ.	Max.																																				
SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1																																	
Parameter	Symbol	Values			Unit	Note / Test Condition	Number																																	
		Min.	Typ.	Max.																																				
SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1																																	

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																																
6.5 Electrical Characteristics SPI	<p>Table 6 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>CLK_SPI Operating Period</td> <td>f_{SPI_clk}</td> <td>100</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, C</td> <td>P_6.5.2</td> </tr> <tr> <td>CLK_SPI High Time</td> <td>t_{SPI_wckth}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, A</td> <td>P_6.5.3</td> </tr> <tr> <td>CLK_SPI Low Time</td> <td>t_{SPI_wckll}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, B</td> <td>P_6.5.4</td> </tr> <tr> <td>CLK_SPI Fall Time</td> <td>t_{SPI_clkt}</td> <td>–</td> <td>–</td> <td>13</td> <td>ns</td> <td>²⁾ Figure 6, D</td> <td>P_6.5.5</td> </tr> </table> <p>2) Not subject to production test; verified by design or characterization; measured between 10% and 90%; output load capacitance on MISO pin is $\leq 60pF$.</p>	CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	²⁾ Figure 6, C	P_6.5.2	CLK_SPI High Time	t_{SPI_wckth}	37	–	–	ns	²⁾ Figure 6, A	P_6.5.3	CLK_SPI Low Time	t_{SPI_wckll}	37	–	–	ns	²⁾ Figure 6, B	P_6.5.4	CLK_SPI Fall Time	t_{SPI_clkt}	–	–	13	ns	²⁾ Figure 6, D	P_6.5.5	<p>Table 6 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>CLK_SPI Operating Period</td> <td>f_{SPI_clk}</td> <td>100</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, C</td> <td>P_6.5.2</td> </tr> <tr> <td>CLK_SPI High Time</td> <td>t_{SPI_wckth}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, A</td> <td>P_6.5.3</td> </tr> <tr> <td>CLK_SPI Low Time</td> <td>t_{SPI_wckll}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, B</td> <td>P_6.5.4</td> </tr> <tr> <td>CLK_SPI Fall Time</td> <td>t_{SPI_clkt}</td> <td>–</td> <td>–</td> <td>13</td> <td>ns</td> <td>²⁾ Figure 6, D</td> <td>P_6.5.5</td> </tr> </table> <p>²⁾ Not subject to production test; verified by design or characterization; measured between 20% and 80%; output load capacitance on MISO pin is $\leq 60pF$.</p>	CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	²⁾ Figure 6, C	P_6.5.2	CLK_SPI High Time	t_{SPI_wckth}	37	–	–	ns	²⁾ Figure 6, A	P_6.5.3	CLK_SPI Low Time	t_{SPI_wckll}	37	–	–	ns	²⁾ Figure 6, B	P_6.5.4	CLK_SPI Fall Time	t_{SPI_clkt}	–	–	13	ns	²⁾ Figure 6, D	P_6.5.5
CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	²⁾ Figure 6, C	P_6.5.2																																																											
CLK_SPI High Time	t_{SPI_wckth}	37	–	–	ns	²⁾ Figure 6, A	P_6.5.3																																																											
CLK_SPI Low Time	t_{SPI_wckll}	37	–	–	ns	²⁾ Figure 6, B	P_6.5.4																																																											
CLK_SPI Fall Time	t_{SPI_clkt}	–	–	13	ns	²⁾ Figure 6, D	P_6.5.5																																																											
CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	²⁾ Figure 6, C	P_6.5.2																																																											
CLK_SPI High Time	t_{SPI_wckth}	37	–	–	ns	²⁾ Figure 6, A	P_6.5.3																																																											
CLK_SPI Low Time	t_{SPI_wckll}	37	–	–	ns	²⁾ Figure 6, B	P_6.5.4																																																											
CLK_SPI Fall Time	t_{SPI_clkt}	–	–	13	ns	²⁾ Figure 6, D	P_6.5.5																																																											
8.1 Output Stage Supply Concept	<p>8.1 Output Stage Supply Concept</p> <p>requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20kHz PWM frequency.</p> <p>The charge pumps will be deactivated if the gate driver IC is set to sleep mode via INH.</p>	<p>8.1 Output Stage Supply Concept</p> <p>requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20kHz PWM frequency.</p> <p>The charge pumps will be deactivated if the INH pin is set to low or a charge pump related error is detected. For details please check the supervision descriptions.</p>																																																																
8.3 Electrical Characteristics Power Supply <u>Modification done in:</u> <u>TLE9180-20QK & TLE9180-21QK</u>	<p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx2}</td> <td>–</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 14V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.31</td> </tr> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx1}</td> <td>–</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.32</td> </tr> </table>	Quiescent Current VDhx	I_{QVDHx2}	–	50	200	nA	$V_{VDHP} \leq 14V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.31	Quiescent Current VDhx	I_{QVDHx1}	–	50	200	nA	$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.32	<p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx2}</td> <td>–</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 14V$; $V_{VDHP} \leq 14V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.31</td> </tr> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx1}</td> <td>–</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 60V$; $V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.32</td> </tr> </table>	Quiescent Current VDhx	I_{QVDHx2}	–	50	200	nA	$V_{VDHP} \leq 14V$; $V_{VDHP} \leq 14V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.31	Quiescent Current VDhx	I_{QVDHx1}	–	50	200	nA	$V_{VDHP} \leq 60V$; $V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.32																																
Quiescent Current VDhx	I_{QVDHx2}	–	50	200	nA	$V_{VDHP} \leq 14V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.31																																																											
Quiescent Current VDhx	I_{QVDHx1}	–	50	200	nA	$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.32																																																											
Quiescent Current VDhx	I_{QVDHx2}	–	50	200	nA	$V_{VDHP} \leq 14V$; $V_{VDHP} \leq 14V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.31																																																											
Quiescent Current VDhx	I_{QVDHx1}	–	50	200	nA	$V_{VDHP} \leq 60V$; $V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.32																																																											
8.3 Electrical Characteristics Power Supply	<p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>–</td> <td>–</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.48</td> </tr> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>–</td> <td>–</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_a \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.30</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDhx¹⁶⁾</td> <td>I_{Q2}</td> <td>–</td> <td>–</td> <td>12</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.49</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDhx¹⁶⁾</td> <td>I_{Q2}</td> <td>–</td> <td>–</td> <td>55</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.33</td> </tr> </table>	Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.48	Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.30	Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q2}	–	–	12	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.49	Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q2}	–	–	55	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.33	<p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>–</td> <td>–</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.48</td> </tr> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>–</td> <td>–</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_a \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.30</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDhx¹⁶⁾</td> <td>I_{Q1}</td> <td>–</td> <td>–</td> <td>12</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.49</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDhx¹⁶⁾</td> <td>I_{Q2}</td> <td>–</td> <td>–</td> <td>55</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$</td> <td>P_8.3.33</td> </tr> </table>	Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.48	Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.30	Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q1}	–	–	12	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.49	Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q2}	–	–	55	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.33
Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.48																																																											
Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.30																																																											
Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q2}	–	–	12	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.49																																																											
Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q2}	–	–	55	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.33																																																											
Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.48																																																											
Quiescent Current VDHP	I_{QVDH1}	–	–	60	μA	$V_{VDHP} \leq 60V$; $T_a \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.30																																																											
Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q1}	–	–	12	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.49																																																											
Total Quiescent Current Vs and VDHP, VDhx ¹⁶⁾	I_{Q2}	–	–	55	μA	$V_{VS} = V_{VDHP} \leq 14V$; $T_a = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{15)}$; $V_{SHx} = GND$	P_8.3.33																																																											

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																																
8.3 Electrical Characteristics Power Supply	<p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>-</td> <td>-</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.48</td> </tr> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>-</td> <td>-</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.30</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDHy¹⁶⁾</td> <td>I_{Q2}</td> <td>-</td> <td>-</td> <td>12</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.49</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDHy¹⁶⁾</td> <td>I_{Q2}</td> <td>-</td> <td>-</td> <td>55</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.33</td> </tr> </table>	Quiescent Current VDHP	I_{QVDH1}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.48	Quiescent Current VDHP	I_{QVDH1}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.30	Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q2}	-	-	12	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.49	Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q2}	-	-	55	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.33	<p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>-</td> <td>-</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.48</td> </tr> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH3}</td> <td>-</td> <td>-</td> <td>60</td> <td>μA</td> <td>$V_{VDHP} \leq 60\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.30</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDHy¹⁶⁾</td> <td>I_{Q1}</td> <td>-</td> <td>-</td> <td>12</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.49</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP, VDHy¹⁶⁾</td> <td>I_{Q2}</td> <td>-</td> <td>-</td> <td>55</td> <td>μA</td> <td>$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$</td> <td>P_8.3.33</td> </tr> </table>	Quiescent Current VDHP	I_{QVDH1}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.48	Quiescent Current VDHP	I_{QVDH3}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.30	Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q1}	-	-	12	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.49	Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q2}	-	-	55	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.33
Quiescent Current VDHP	I_{QVDH1}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.48																																																											
Quiescent Current VDHP	I_{QVDH1}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.30																																																											
Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q2}	-	-	12	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.49																																																											
Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q2}	-	-	55	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.33																																																											
Quiescent Current VDHP	I_{QVDH1}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.48																																																											
Quiescent Current VDHP	I_{QVDH3}	-	-	60	μA	$V_{VDHP} \leq 60\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.30																																																											
Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q1}	-	-	12	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 25^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.49																																																											
Total Quiescent Current Vs and VDHP, VDHy ¹⁶⁾	I_{Q2}	-	-	55	μA	$V_{VS} = V_{VDHP} \leq 14\text{V};$ $T_j \leq 150^\circ\text{C};$ $V_{INH} = V_{SOFF} = \text{GND}^{15)};$ $V_{SHx} = \text{GND}$	P_8.3.33																																																											
8.3 Electrical Characteristics Power Supply	<p>Table 9 Electrical Characteristics: Power Supply</p> <p>4) Accuracy derived from digital clock, for details please see Table 8</p>	<p>Table 9 Electrical Characteristics: Power Supply</p> <p>4) Internal clock frequency accuracy has to be added to the specified values, please see Table 8</p>																																																																
9.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 11 Electrical Characteristics MOSFET drivers</p> <table border="1"> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LL}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{ENA} = \text{Low or Pins IHx and ILx=off}$</td> <td>P_9.4.1</td> </tr> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LLS}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$V_{SOFF} = \text{Low};$ $I_{DCLoadGOS} \leq 2\text{mA}$</td> <td>P_9.4.2</td> </tr> <tr> <td>High Level Output Voltage Difference between Low-side Output Stages GLx-SLx</td> <td>dV_{G_HLS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{SLx} = 0\text{V}$</td> <td>P_9.4.5</td> </tr> <tr> <td>High Level Output Voltage Difference between High-side Output Stages GHx-SHx</td> <td>dV_{G_HHS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{SHx} = 0\text{V}$</td> <td>P_9.4.6</td> </tr> </table>	Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{ENA} = \text{Low or Pins IHx and ILx=off}$	P_9.4.1	Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low};$ $I_{DCLoadGOS} \leq 2\text{mA}$	P_9.4.2	High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{SLx} = 0\text{V}$	P_9.4.5	High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	-	-	0.5	V	$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{SHx} = 0\text{V}$	P_9.4.6	<p>Table 11 Electrical Characteristics MOSFET drivers</p> <table border="1"> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LL}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$0\text{ mA} \leq I_{DCLoadGOS} \leq 2\text{ mA};$ $V_{ENA} = \text{Low or Pins IHx and ILx=off}$</td> <td>P_9.4.1</td> </tr> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LLS}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$V_{SOFF} = \text{Low};$ $0\text{ mA} \leq I_{DCLoadGOS} \leq 2\text{ mA}$</td> <td>P_9.4.2</td> </tr> <tr> <td>High Level Output Voltage Difference between Low-side Output Stages GLx-SLx</td> <td>dV_{G_HLS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$-2\text{ mA} \leq I_{DCLoadGOS} \leq 0\text{ mA};$ $V_{SLx} = 0\text{V}$</td> <td>P_9.4.5</td> </tr> <tr> <td>High Level Output Voltage Difference between High-side Output Stages GHx-SHx</td> <td>dV_{G_HHS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$-2\text{ mA} \leq I_{DCLoadGOS} \leq 0\text{ mA};$ $V_{SHx} = 0\text{V}$</td> <td>P_9.4.6</td> </tr> </table>	Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$0\text{ mA} \leq I_{DCLoadGOS} \leq 2\text{ mA};$ $V_{ENA} = \text{Low or Pins IHx and ILx=off}$	P_9.4.1	Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low};$ $0\text{ mA} \leq I_{DCLoadGOS} \leq 2\text{ mA}$	P_9.4.2	High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$-2\text{ mA} \leq I_{DCLoadGOS} \leq 0\text{ mA};$ $V_{SLx} = 0\text{V}$	P_9.4.5	High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	-	-	0.5	V	$-2\text{ mA} \leq I_{DCLoadGOS} \leq 0\text{ mA};$ $V_{SHx} = 0\text{V}$	P_9.4.6
Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{ENA} = \text{Low or Pins IHx and ILx=off}$	P_9.4.1																																																											
Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low};$ $I_{DCLoadGOS} \leq 2\text{mA}$	P_9.4.2																																																											
High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{SLx} = 0\text{V}$	P_9.4.5																																																											
High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	-	-	0.5	V	$I_{DCLoadGOS} \leq 2\text{mA};$ $V_{SHx} = 0\text{V}$	P_9.4.6																																																											
Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$0\text{ mA} \leq I_{DCLoadGOS} \leq 2\text{ mA};$ $V_{ENA} = \text{Low or Pins IHx and ILx=off}$	P_9.4.1																																																											
Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low};$ $0\text{ mA} \leq I_{DCLoadGOS} \leq 2\text{ mA}$	P_9.4.2																																																											
High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$-2\text{ mA} \leq I_{DCLoadGOS} \leq 0\text{ mA};$ $V_{SLx} = 0\text{V}$	P_9.4.5																																																											
High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	-	-	0.5	V	$-2\text{ mA} \leq I_{DCLoadGOS} \leq 0\text{ mA};$ $V_{SHx} = 0\text{V}$	P_9.4.6																																																											
9.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 11 Electrical Characteristics MOSFET drivers (cont'd)</p> <p>Dynamic Characteristics</p> <table border="1"> <tr> <td>Turn On Gate Current</td> <td>$I_{G(on)1}$</td> <td>-0.75</td> <td>-2.0</td> <td>-</td> <td>A</td> <td>$V_{BS} \geq V_{BSUV};$ $V_{Gxx} - V_{Sxx} = 0\text{V}$</td> <td>P_9.4.14</td> </tr> </table>	Turn On Gate Current	$I_{G(on)1}$	-0.75	-2.0	-	A	$V_{BS} \geq V_{BSUV};$ $V_{Gxx} - V_{Sxx} = 0\text{V}$	P_9.4.14	<p>Table 11 Electrical Characteristics MOSFET drivers (cont'd)</p> <p>Dynamic Characteristics</p> <table border="1"> <tr> <td>Turn On Gate Current</td> <td>$I_{G(on)1}$</td> <td>-</td> <td>-2.0</td> <td>-0.75</td> <td>A</td> <td>$V_{BS} \geq V_{BSUV};$ $V_{Gxx} - V_{Sxx} = 0\text{V}$</td> <td>P_9.4.14</td> </tr> </table>	Turn On Gate Current	$I_{G(on)1}$	-	-2.0	-0.75	A	$V_{BS} \geq V_{BSUV};$ $V_{Gxx} - V_{Sxx} = 0\text{V}$	P_9.4.14																																																
Turn On Gate Current	$I_{G(on)1}$	-0.75	-2.0	-	A	$V_{BS} \geq V_{BSUV};$ $V_{Gxx} - V_{Sxx} = 0\text{V}$	P_9.4.14																																																											
Turn On Gate Current	$I_{G(on)1}$	-	-2.0	-0.75	A	$V_{BS} \geq V_{BSUV};$ $V_{Gxx} - V_{Sxx} = 0\text{V}$	P_9.4.14																																																											

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																																																																
9.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 11 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Propagation Delay Time Matching (all FETs on)</td> <td>$t_{P(an)}$</td> <td>–</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.22</td> </tr> <tr> <td>Propagation Delay Time Matching (all FETs turn off)</td> <td>$t_{P(af)}$</td> <td>–</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.23</td> </tr> <tr> <td>Propagation Delay Time Matching Single Phase (high-side off to low-side on)</td> <td>$t_{P(1hfn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.24</td> </tr> <tr> <td>Propagation Delay Time Matching Single Phase (low-side off to high-side on)</td> <td>$t_{P(1lhn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.25</td> </tr> <tr> <td>Propagation Delay Time Matching all Phases (all high-sides off to all low-sides on)</td> <td>$t_{P(ahfn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.26</td> </tr> <tr> <td>Propagation Delay Time Matching all Phases (all low-sides off to high-side on)</td> <td>$t_{P(alhn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.27</td> </tr> </table>	Propagation Delay Time Matching (all FETs on)	$t_{P(an)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.22	Propagation Delay Time Matching (all FETs turn off)	$t_{P(af)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.23	Propagation Delay Time Matching Single Phase (high-side off to low-side on)	$t_{P(1hfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.24	Propagation Delay Time Matching Single Phase (low-side off to high-side on)	$t_{P(1lhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.25	Propagation Delay Time Matching all Phases (all high-sides off to all low-sides on)	$t_{P(ahfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.26	Propagation Delay Time Matching all Phases (all low-sides off to high-side on)	$t_{P(alhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.27	<p>Table 11 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Propagation Delay Time Mismatch (all FETs on)</td> <td>$t_{P(an)}$</td> <td>–</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.22</td> </tr> <tr> <td>Propagation Delay Time Mismatch (all FETs turn off)</td> <td>$t_{P(af)}$</td> <td>–</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.23</td> </tr> <tr> <td>Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)</td> <td>$t_{P(1hfn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.24</td> </tr> <tr> <td>Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)</td> <td>$t_{P(1lhn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.25</td> </tr> <tr> <td>Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)</td> <td>$t_{P(ahfn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.26</td> </tr> <tr> <td>Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)</td> <td>$t_{P(alhn)}$</td> <td>0</td> <td>–</td> <td>20</td> <td>ns</td> <td>$R_{Load}=2k\Omega^3; V_{Sxx}=0V$</td> <td>P_9.4.27</td> </tr> </table>	Propagation Delay Time Mismatch (all FETs on)	$t_{P(an)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.22	Propagation Delay Time Mismatch (all FETs turn off)	$t_{P(af)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.23	Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)	$t_{P(1hfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.24	Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)	$t_{P(1lhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.25	Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)	$t_{P(ahfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.26	Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)	$t_{P(alhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.27
Propagation Delay Time Matching (all FETs on)	$t_{P(an)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.22																																																																																											
Propagation Delay Time Matching (all FETs turn off)	$t_{P(af)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.23																																																																																											
Propagation Delay Time Matching Single Phase (high-side off to low-side on)	$t_{P(1hfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.24																																																																																											
Propagation Delay Time Matching Single Phase (low-side off to high-side on)	$t_{P(1lhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.25																																																																																											
Propagation Delay Time Matching all Phases (all high-sides off to all low-sides on)	$t_{P(ahfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.26																																																																																											
Propagation Delay Time Matching all Phases (all low-sides off to high-side on)	$t_{P(alhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.27																																																																																											
Propagation Delay Time Mismatch (all FETs on)	$t_{P(an)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.22																																																																																											
Propagation Delay Time Mismatch (all FETs turn off)	$t_{P(af)}$	–	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.23																																																																																											
Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)	$t_{P(1hfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.24																																																																																											
Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)	$t_{P(1lhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.25																																																																																											
Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)	$t_{P(ahfn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.26																																																																																											
Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)	$t_{P(alhn)}$	0	–	20	ns	$R_{Load}=2k\Omega^3; V_{Sxx}=0V$	P_9.4.27																																																																																											
10.5 Electrical Parameter Shunt Signal Conditioning	<p>Table 19 Electrical Characteristics - Shunt Signal Conditioning (cont'd)</p> <table border="1"> <tr> <td>Slew Rate</td> <td>SR</td> <td>–</td> <td>15</td> <td>–</td> <td>V/μs</td> <td>–</td> <td>P_10.5.22</td> </tr> </table>	Slew Rate	SR	–	15	–	V/ μ s	–	P_10.5.22	<p>Table 19 Electrical Characteristics - Shunt Signal Conditioning (cont'd)</p> <table border="1"> <tr> <td>Slew Rate²⁾</td> <td>SR</td> <td>–</td> <td>15</td> <td>–</td> <td>V/μs</td> <td>–</td> <td>P_10.5.22</td> </tr> </table> <p>2) Not subject to production test, specified by design</p>	Slew Rate ²⁾	SR	–	15	–	V/ μ s	–	P_10.5.22																																																																																
Slew Rate	SR	–	15	–	V/ μ s	–	P_10.5.22																																																																																											
Slew Rate ²⁾	SR	–	15	–	V/ μ s	–	P_10.5.22																																																																																											
11.2.2 Failure Behavior Configuration	<p>Table 23 Shutdown Error Overview¹⁾</p> <table border="1"> <tr> <td>3</td> <td>sd_clk_fail</td> <td>Internal Clock Supervision Shutdown³⁾</td> <td>ARE</td> <td>Active</td> </tr> </table> <p>3) In the case of monitoring clock stops operation fault reaction of output stages is latched error</p>	3	sd_clk_fail	Internal Clock Supervision Shutdown ³⁾	ARE	Active	<p>Table 23 Shutdown Error Overview¹⁾</p> <table border="1"> <tr> <td>3</td> <td>sd_clk_fail</td> <td>Internal Clock Supervision Shutdown³⁾</td> <td>ARE or LE</td> <td>Active</td> </tr> </table> <p>³⁾ Failure reaction can be ARE or LE dependent on type of internal fault</p>	3	sd_clk_fail	Internal Clock Supervision Shutdown ³⁾	ARE or LE	Active																																																																																						
3	sd_clk_fail	Internal Clock Supervision Shutdown ³⁾	ARE	Active																																																																																														
3	sd_clk_fail	Internal Clock Supervision Shutdown ³⁾	ARE or LE	Active																																																																																														
11.4.11 Overload Digital Output Pins	<p>11.4.11 Overload Digital Output Pins</p> <p>The digital outputs are protected against short to GND and battery. If one output is shorted the output pin will be disconnected, a dedicated error register bit will be set. The pin ERR will be set to low. To unlock the output pin reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.</p> <p>Register Err_outp bit 4 to bit 0 indicate a short of a digital output pin.</p>	<p>11.4.11 Overload Digital Output Pins</p> <p>The digital outputs are protected against short to GND and battery. If one output is shorted the output pin will be disconnected, a dedicated error register bit will be set. The pin ERR will be set to low in case ERR is not the affected pin. To unlock the output pin, reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.</p> <p>Functionality of the overload detection of the digital output pins is limited, for details please refer to Chapter 18.11.4.</p>																																																																																																

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																						
11.4.4 High-side Buffer Capacitor Voltage Monitoring	<p>11.4.4 High-side Buffer Capacitor Voltage Monitoring</p> <p>An integrated undervoltage monitoring for the external high-side buffer capacitor guarantees a sufficient supply for the high-side output stages. Additionally the external high-side FETs are protected not to turn on into linear mode if failure behavior is configured either as latched or auto restart error. The high-side buffer capacitor voltage will be monitored at pin BHx referred to pin SHx. If the voltage of the high-side buffer capacitor is below a certain threshold undervoltage will be detected at the affected output stage. The high-side buffer undervoltage threshold is not programmable. The detection is operational unless reduced operation mode has been entered.</p> <p>An overvoltage monitoring for the external high-side buffer capacitor guarantees gate source voltage for the external FET not higher as the destructive gate source voltage. Failure behavior and filter time is not configurable. High-side buffer overvoltage monitoring can be deactivated at configuration if diagnosis is not required. In case of overvoltage detection all output stages remain active but charge pump 2 will be deactivated. A reset via ENA is necessary for reactivation of charge pump 2. If overvoltage high-side buffer has been detected and charge pump 2 has been turned off duty cycle operation higher than 95% is not recommended and might end up in undervoltage high-side buffer detection.</p> <p>Register Err_I_2 bit 7, bit 6 and bit 5 indicate an overvoltage condition detected, bit 2, bit 1 and bit 0 indicate an undervoltage detection.</p>	<p>11.4.4 High-side Buffer Capacitor Voltage Monitoring</p> <p>An integrated undervoltage monitoring for the external high-side buffer capacitor guarantees a sufficient supply for the high-side output stages. Additionally the external high-side FETs are protected not to turn on into linear mode if failure behavior is configured either as latched or auto restart error. The high-side buffer capacitor voltage will be monitored at pin BHx referred to pin SHx. If the voltage of the high-side buffer capacitor is below a certain threshold undervoltage will be detected at the affected output stage. The high-side buffer undervoltage threshold is not programmable. The detection is operational unless reduced operation mode has been entered.</p> <p>An overvoltage monitoring for the external high-side buffer capacitor detects too high gate source voltages for the external FET. The failure behavior and filter time are not configurable.</p> <p>In case of an overvoltage detection, the ERR pin is set low and the dedicated error bit in the register will be set. The second charge pump will be deactivated all output stages remain active.</p> <p>A reset via ENA is necessary for the reactivation of the second charge pump.</p> <p>If the second charge pump is deactivated, an undervoltage high-side buffer detection might occur mainly at operation with high duty cycles.</p> <p>The overvoltage monitoring for the external high-side buffer capacitor can be deactivated at configuration.</p> <p>Register Err_I_2 bit 7, bit 6 and bit 5 indicate an overvoltage condition detected, bit 2, bit 1 and bit 0 indicate an undervoltage detection.</p>																																																						
11.5 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>$I_{V_{SUVacc2}}$</td> <td>-13.5</td> <td>PROG</td> <td>+13.5</td> <td>%</td> <td>4.4Vz</td> <td>$I_{V_{SUV}} < 7.5V$</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	$I_{V_{SUVacc2}}$	-13.5	PROG	+13.5	%	4.4Vz	$I_{V_{SUV}} < 7.5V$	P_11.6.12	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>$I_{V_{SUVacc2}}$</td> <td>-13.5</td> <td>PROG</td> <td>+13.5</td> <td>%</td> <td>4.2Vs</td> <td>$I_{V_{SUV}} < 7.5V$</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	$I_{V_{SUVacc2}}$	-13.5	PROG	+13.5	%	4.2Vs	$I_{V_{SUV}} < 7.5V$	P_11.6.12																																				
Accuracy Undervoltage Threshold Vs	$I_{V_{SUVacc2}}$	-13.5	PROG	+13.5	%	4.4Vz	$I_{V_{SUV}} < 7.5V$	P_11.6.12																																																
Accuracy Undervoltage Threshold Vs	$I_{V_{SUVacc2}}$	-13.5	PROG	+13.5	%	4.2Vs	$I_{V_{SUV}} < 7.5V$	P_11.6.12																																																
11.5 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs⁴⁾</td> <td>$I_{V_{RDP1}}$</td> <td>0.6</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.8</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs⁴⁾</td> <td>$I_{V_{RDP2}}$</td> <td>20</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.9</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP1}}$	0.6	-	-	µs	-	-	P_11.6.8	Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP2}}$	20	-	-	µs	-	-	P_11.6.9	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs⁴⁾</td> <td>$I_{V_{RDP1}}$</td> <td>0.6</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.8</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs⁴⁾</td> <td>$I_{V_{RDP2}}$</td> <td>20</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.9</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP1}}$	0.6	-	-	µs	-	-	P_11.6.8	Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP2}}$	20	-	-	µs	-	-	P_11.6.9																		
	Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP1}}$	0.6	-	-	µs	-	-	P_11.6.8																																															
Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP2}}$	20	-	-	µs	-	-	P_11.6.9																																																
Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP1}}$	0.6	-	-	µs	-	-	P_11.6.8																																																
Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs ⁴⁾	$I_{V_{RDP2}}$	20	-	-	µs	-	-	P_11.6.9																																																
	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC⁴⁾</td> <td>$I_{V_{CCROP1}}$</td> <td>0.6</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.78</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC⁴⁾</td> <td>$I_{V_{CCROP2}}$</td> <td>20</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.79</td> </tr> <tr> <td>Temperature Read Out Accuracy</td> <td>$T_{Tread,s}$</td> <td>-25</td> <td>-</td> <td>+25</td> <td>K</td> <td>-</td> <td>-</td> <td>P_11.6.115</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP1}}$	0.6	-	-	µs	-	-	P_11.6.78	Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP2}}$	20	-	-	µs	-	-	P_11.6.79	Temperature Read Out Accuracy	$T_{Tread,s}$	-25	-	+25	K	-	-	P_11.6.115	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC⁴⁾</td> <td>$I_{V_{CCROP1}}$</td> <td>0.6</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.78</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC⁴⁾</td> <td>$I_{V_{CCROP2}}$</td> <td>20</td> <td>-</td> <td>-</td> <td>µs</td> <td>-</td> <td>-</td> <td>P_11.6.79</td> </tr> <tr> <td>Temperature Read Out Accuracy</td> <td>$T_{Tread,s}$</td> <td>-25</td> <td>-</td> <td>+25</td> <td>K</td> <td>-</td> <td>-</td> <td>P_11.6.115</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP1}}$	0.6	-	-	µs	-	-	P_11.6.78	Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP2}}$	20	-	-	µs	-	-	P_11.6.79	Temperature Read Out Accuracy	$T_{Tread,s}$	-25	-	+25	K	-	-	P_11.6.115
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP1}}$	0.6	-	-	µs	-	-	P_11.6.78																																																
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP2}}$	20	-	-	µs	-	-	P_11.6.79																																																
Temperature Read Out Accuracy	$T_{Tread,s}$	-25	-	+25	K	-	-	P_11.6.115																																																
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP1}}$	0.6	-	-	µs	-	-	P_11.6.78																																																
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC ⁴⁾	$I_{V_{CCROP2}}$	20	-	-	µs	-	-	P_11.6.79																																																
Temperature Read Out Accuracy	$T_{Tread,s}$	-25	-	+25	K	-	-	P_11.6.115																																																

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																																																																																																																																																																																																																								
11.5 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Filter Time of SCD⁽²⁾⁽³⁾</td> <td>t_{SCDF}</td> <td>1</td> <td>PROG</td> <td>6</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.69</td> </tr> </table>	Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	1	PROG	6	μs	4 steps programmable	P_11.6.69	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td rowspan="4">Filter Time of SCD⁽²⁾⁽³⁾</td> <td rowspan="4">t_{SCDF}</td> <td>0.5</td> <td>–</td> <td>2.3</td> <td>μs</td> <td>$f_{fi_scd} = '0x0'$</td> <td rowspan="4">P_11.6.69</td> </tr> <tr> <td>1.7</td> <td></td> <td>3.5</td> <td></td> <td>$f_{fi_scd} = '0x1'$</td> </tr> <tr> <td>3.4</td> <td></td> <td>5.2</td> <td></td> <td>$f_{fi_scd} = '0x2'$</td> </tr> <tr> <td>5.7</td> <td></td> <td>7.5</td> <td></td> <td>$f_{fi_scd} = '0x3'$</td> </tr> </table>	Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	0.5	–	2.3	μs	$f_{fi_scd} = '0x0'$	P_11.6.69	1.7		3.5		$f_{fi_scd} = '0x1'$	3.4		5.2		$f_{fi_scd} = '0x2'$	5.7		7.5		$f_{fi_scd} = '0x3'$																																																																																																																																																																																																																									
Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	1	PROG	6	μs	4 steps programmable	P_11.6.69																																																																																																																																																																																																																																																			
Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	0.5	–	2.3	μs	$f_{fi_scd} = '0x0'$	P_11.6.69																																																																																																																																																																																																																																																			
		1.7		3.5		$f_{fi_scd} = '0x1'$																																																																																																																																																																																																																																																				
		3.4		5.2		$f_{fi_scd} = '0x2'$																																																																																																																																																																																																																																																				
		5.7		7.5		$f_{fi_scd} = '0x3'$																																																																																																																																																																																																																																																				
11.5 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>Timing Error Handling</p> <table border="1"> <tr> <td>Fault Reaction Time⁽⁴⁾</td> <td>t_{FRT}</td> <td>20</td> <td>–</td> <td>500</td> <td>ns</td> <td>–</td> <td>P_11.6.103</td> </tr> <tr> <td>ENA Low Time Clearing Latched Errors</td> <td>t_{clear}</td> <td>2.2</td> <td>3.0⁽²⁾</td> <td>3.8</td> <td>μs</td> <td>ENA falling edge</td> <td>P_11.6.104</td> </tr> <tr> <td>ENA Low Time Without Clearing Latched Errors</td> <td>t_{res}</td> <td>1.0⁽²⁾</td> <td>1.3</td> <td>1.3</td> <td>μs</td> <td>–</td> <td>P_11.6.105</td> </tr> </table>	Fault Reaction Time ⁽⁴⁾	t_{FRT}	20	–	500	ns	–	P_11.6.103	ENA Low Time Clearing Latched Errors	t_{clear}	2.2	3.0 ⁽²⁾	3.8	μs	ENA falling edge	P_11.6.104	ENA Low Time Without Clearing Latched Errors	t_{res}	1.0⁽²⁾	1.3	1.3	μs	–	P_11.6.105	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Fault Reaction Time⁽⁴⁾</td> <td>t_{FRT}</td> <td>20</td> <td>–</td> <td>500</td> <td>ns</td> <td>–</td> <td>P_11.6.103</td> </tr> <tr> <td>ENA Low Time Threshold for Clearing Latched Errors</td> <td>t_{clear}</td> <td>2.2</td> <td>3.0</td> <td>3.8</td> <td>μs</td> <td>ENA falling edge</td> <td>P_11.6.104</td> </tr> <tr> <td>Return Time to Normal Operation for ARE Fault Behavior Configuration⁽²⁾</td> <td>t_{RT}</td> <td>–</td> <td>–</td> <td>1.0</td> <td>μs</td> <td>–</td> <td>P_11.6.106</td> </tr> </table>	Fault Reaction Time ⁽⁴⁾	t_{FRT}	20	–	500	ns	–	P_11.6.103	ENA Low Time Threshold for Clearing Latched Errors	t_{clear}	2.2	3.0	3.8	μs	ENA falling edge	P_11.6.104	Return Time to Normal Operation for ARE Fault Behavior Configuration ⁽²⁾	t_{RT}	–	–	1.0	μs	–	P_11.6.106																																																																																																																																																																																																								
Fault Reaction Time ⁽⁴⁾	t_{FRT}	20	–	500	ns	–	P_11.6.103																																																																																																																																																																																																																																																			
ENA Low Time Clearing Latched Errors	t_{clear}	2.2	3.0 ⁽²⁾	3.8	μs	ENA falling edge	P_11.6.104																																																																																																																																																																																																																																																			
ENA Low Time Without Clearing Latched Errors	t_{res}	1.0⁽²⁾	1.3	1.3	μs	–	P_11.6.105																																																																																																																																																																																																																																																			
Fault Reaction Time ⁽⁴⁾	t_{FRT}	20	–	500	ns	–	P_11.6.103																																																																																																																																																																																																																																																			
ENA Low Time Threshold for Clearing Latched Errors	t_{clear}	2.2	3.0	3.8	μs	ENA falling edge	P_11.6.104																																																																																																																																																																																																																																																			
Return Time to Normal Operation for ARE Fault Behavior Configuration ⁽²⁾	t_{RT}	–	–	1.0	μs	–	P_11.6.106																																																																																																																																																																																																																																																			
11.5 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Overvoltage Detection and Shutdown Filter Time Range $V_S^{(2)(3)}$</td> <td>t_{OVVS}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.5</td> </tr> <tr> <td>Undervoltage Filter Time Range $V_S^{(2)(3)}$</td> <td>t_{UVVdr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.14</td> </tr> <tr> <td>Overvoltage Detection and Shutdown Filter Time Range VDHP⁽²⁾⁽³⁾</td> <td>t_{OVVDHr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.19</td> </tr> <tr> <td>Undervoltage Filter Time Range VDHP⁽²⁾⁽³⁾</td> <td>t_{UVVDHr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.29</td> </tr> <tr> <td>Undervoltage Detection and Shutdown Filter Time Range CB⁽²⁾⁽³⁾</td> <td>t_{UVCBr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.43</td> </tr> <tr> <td>Undervoltage Detection Filter Time BHx-SHx⁽²⁾⁽³⁾</td> <td>t_{UVBS}</td> <td>1</td> <td>–</td> <td>10</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.52</td> </tr> <tr> <td>Filter Time of SCD⁽²⁾⁽³⁾</td> <td>t_{SCDF}</td> <td>1</td> <td>PROG</td> <td>6</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.69</td> </tr> <tr> <td>VCC Filter Time⁽²⁾⁽³⁾</td> <td>t_{VCCR}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.85</td> </tr> </table>	Overvoltage Detection and Shutdown Filter Time Range $V_S^{(2)(3)}$	t_{OVVS}	10	–	100	μs	4 steps programmable	P_11.6.5	Undervoltage Filter Time Range $V_S^{(2)(3)}$	t_{UVVdr}	10	–	100	μs	4 steps programmable	P_11.6.14	Overvoltage Detection and Shutdown Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{OVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.19	Undervoltage Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{UVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.29	Undervoltage Detection and Shutdown Filter Time Range CB ⁽²⁾⁽³⁾	t_{UVCBr}	10	–	100	μs	4 steps programmable	P_11.6.43	Undervoltage Detection Filter Time BHx-SHx ⁽²⁾⁽³⁾	t_{UVBS}	1	–	10	μs	4 steps programmable	P_11.6.52	Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	1	PROG	6	μs	4 steps programmable	P_11.6.69	VCC Filter Time ⁽²⁾⁽³⁾	t_{VCCR}	10	–	100	μs	4 steps programmable	P_11.6.85	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td rowspan="4">Overvoltage Detection and Shutdown Filter Time Range $V_S^{(2)(3)}$</td> <td rowspan="4">t_{OVVS}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{ov_vs} = '0x0'$</td> <td rowspan="4">P_11.6.5</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{ov_vs} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{ov_vs} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{ov_vs} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Filter Time Range $V_S^{(2)(3)}$</td> <td rowspan="4">t_{UVVdr}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{uv_vs} = '0x0'$</td> <td rowspan="4">P_11.6.14</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{uv_vs} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{uv_vs} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{uv_vs} = '0x3'$</td> </tr> <tr> <td rowspan="4">Overvoltage Detection and Shutdown Filter Time Range VDHP⁽²⁾⁽³⁾</td> <td rowspan="4">t_{OVVDHr}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{ov_vdh} = '0x0'$</td> <td rowspan="4">P_11.6.19</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{ov_vdh} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{ov_vdh} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{ov_vdh} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Filter Time Range VDHP⁽²⁾⁽³⁾</td> <td rowspan="4">t_{UVVDHr}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{uv_vdh} = '0x0'$</td> <td rowspan="4">P_11.6.29</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{uv_vdh} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{uv_vdh} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{uv_vdh} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Detection and Shutdown Filter Time Range CB⁽²⁾⁽³⁾</td> <td rowspan="4">t_{UVCBr}</td> <td>8</td> <td>–</td> <td>13</td> <td>μs</td> <td>$f_{uv_cb} = '0x0'$</td> <td rowspan="4">P_11.6.43</td> </tr> <tr> <td>20</td> <td></td> <td>25</td> <td></td> <td>$f_{uv_cb} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>53</td> <td></td> <td>$f_{uv_cb} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>101</td> <td></td> <td>$f_{uv_cb} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Detection Filter Time BHx-SHx⁽²⁾⁽³⁾</td> <td rowspan="4">t_{UVBS}</td> <td>0.8</td> <td>–</td> <td>1.8</td> <td>μs</td> <td>$f_{uv_bs} = '0x0'$</td> <td rowspan="4">P_11.6.52</td> </tr> <tr> <td>2.8</td> <td></td> <td>3.8</td> <td></td> <td>$f_{uv_bs} = '0x1'$</td> </tr> <tr> <td>4.8</td> <td></td> <td>5.8</td> <td></td> <td>$f_{uv_bs} = '0x2'$</td> </tr> <tr> <td>9.8</td> <td></td> <td>10.8</td> <td></td> <td>$f_{uv_bs} = '0x3'$</td> </tr> <tr> <td rowspan="4">Filter Time of SCD⁽²⁾⁽³⁾</td> <td rowspan="4">t_{SCDF}</td> <td>0.5</td> <td>–</td> <td>2.3</td> <td>μs</td> <td>$f_{fi_scd} = '0x0'$</td> <td rowspan="4">P_11.6.69</td> </tr> <tr> <td>1.7</td> <td></td> <td>3.5</td> <td></td> <td>$f_{fi_scd} = '0x1'$</td> </tr> <tr> <td>3.4</td> <td></td> <td>5.2</td> <td></td> <td>$f_{fi_scd} = '0x2'$</td> </tr> <tr> <td>5.7</td> <td></td> <td>7.5</td> <td></td> <td>$f_{fi_scd} = '0x3'$</td> </tr> <tr> <td rowspan="4">VCC Filter Time⁽²⁾⁽³⁾</td> <td rowspan="4">t_{VCCR}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{uv_vcc} = '0x0'$</td> <td rowspan="4">P_11.6.85</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{uv_vcc} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{uv_vcc} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{uv_vcc} = '0x3'$</td> </tr> </table>	Overvoltage Detection and Shutdown Filter Time Range $V_S^{(2)(3)}$	t_{OVVS}	8	–	17	μs	$f_{ov_vs} = '0x0'$	P_11.6.5	24		33		$f_{ov_vs} = '0x1'$	48		57		$f_{ov_vs} = '0x2'$	96		105		$f_{ov_vs} = '0x3'$	Undervoltage Filter Time Range $V_S^{(2)(3)}$	t_{UVVdr}	8	–	17	μs	$f_{uv_vs} = '0x0'$	P_11.6.14	24		33		$f_{uv_vs} = '0x1'$	48		57		$f_{uv_vs} = '0x2'$	96		105		$f_{uv_vs} = '0x3'$	Overvoltage Detection and Shutdown Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{OVVDHr}	8	–	17	μs	$f_{ov_vdh} = '0x0'$	P_11.6.19	24		33		$f_{ov_vdh} = '0x1'$	48		57		$f_{ov_vdh} = '0x2'$	96		105		$f_{ov_vdh} = '0x3'$	Undervoltage Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{UVVDHr}	8	–	17	μs	$f_{uv_vdh} = '0x0'$	P_11.6.29	24		33		$f_{uv_vdh} = '0x1'$	48		57		$f_{uv_vdh} = '0x2'$	96		105		$f_{uv_vdh} = '0x3'$	Undervoltage Detection and Shutdown Filter Time Range CB ⁽²⁾⁽³⁾	t_{UVCBr}	8	–	13	μs	$f_{uv_cb} = '0x0'$	P_11.6.43	20		25		$f_{uv_cb} = '0x1'$	48		53		$f_{uv_cb} = '0x2'$	96		101		$f_{uv_cb} = '0x3'$	Undervoltage Detection Filter Time BHx-SHx ⁽²⁾⁽³⁾	t_{UVBS}	0.8	–	1.8	μs	$f_{uv_bs} = '0x0'$	P_11.6.52	2.8		3.8		$f_{uv_bs} = '0x1'$	4.8		5.8		$f_{uv_bs} = '0x2'$	9.8		10.8		$f_{uv_bs} = '0x3'$	Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	0.5	–	2.3	μs	$f_{fi_scd} = '0x0'$	P_11.6.69	1.7		3.5		$f_{fi_scd} = '0x1'$	3.4		5.2		$f_{fi_scd} = '0x2'$	5.7		7.5		$f_{fi_scd} = '0x3'$	VCC Filter Time ⁽²⁾⁽³⁾	t_{VCCR}	8	–	17	μs	$f_{uv_vcc} = '0x0'$	P_11.6.85	24		33		$f_{uv_vcc} = '0x1'$	48		57		$f_{uv_vcc} = '0x2'$	96		105		$f_{uv_vcc} = '0x3'$
Overvoltage Detection and Shutdown Filter Time Range $V_S^{(2)(3)}$	t_{OVVS}	10	–	100	μs	4 steps programmable	P_11.6.5																																																																																																																																																																																																																																																			
Undervoltage Filter Time Range $V_S^{(2)(3)}$	t_{UVVdr}	10	–	100	μs	4 steps programmable	P_11.6.14																																																																																																																																																																																																																																																			
Overvoltage Detection and Shutdown Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{OVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.19																																																																																																																																																																																																																																																			
Undervoltage Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{UVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.29																																																																																																																																																																																																																																																			
Undervoltage Detection and Shutdown Filter Time Range CB ⁽²⁾⁽³⁾	t_{UVCBr}	10	–	100	μs	4 steps programmable	P_11.6.43																																																																																																																																																																																																																																																			
Undervoltage Detection Filter Time BHx-SHx ⁽²⁾⁽³⁾	t_{UVBS}	1	–	10	μs	4 steps programmable	P_11.6.52																																																																																																																																																																																																																																																			
Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	1	PROG	6	μs	4 steps programmable	P_11.6.69																																																																																																																																																																																																																																																			
VCC Filter Time ⁽²⁾⁽³⁾	t_{VCCR}	10	–	100	μs	4 steps programmable	P_11.6.85																																																																																																																																																																																																																																																			
Overvoltage Detection and Shutdown Filter Time Range $V_S^{(2)(3)}$	t_{OVVS}	8	–	17	μs	$f_{ov_vs} = '0x0'$	P_11.6.5																																																																																																																																																																																																																																																			
		24		33		$f_{ov_vs} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{ov_vs} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{ov_vs} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Filter Time Range $V_S^{(2)(3)}$	t_{UVVdr}	8	–	17	μs	$f_{uv_vs} = '0x0'$	P_11.6.14																																																																																																																																																																																																																																																			
		24		33		$f_{uv_vs} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{uv_vs} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{uv_vs} = '0x3'$																																																																																																																																																																																																																																																				
Overvoltage Detection and Shutdown Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{OVVDHr}	8	–	17	μs	$f_{ov_vdh} = '0x0'$	P_11.6.19																																																																																																																																																																																																																																																			
		24		33		$f_{ov_vdh} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{ov_vdh} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{ov_vdh} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Filter Time Range VDHP ⁽²⁾⁽³⁾	t_{UVVDHr}	8	–	17	μs	$f_{uv_vdh} = '0x0'$	P_11.6.29																																																																																																																																																																																																																																																			
		24		33		$f_{uv_vdh} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{uv_vdh} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{uv_vdh} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Detection and Shutdown Filter Time Range CB ⁽²⁾⁽³⁾	t_{UVCBr}	8	–	13	μs	$f_{uv_cb} = '0x0'$	P_11.6.43																																																																																																																																																																																																																																																			
		20		25		$f_{uv_cb} = '0x1'$																																																																																																																																																																																																																																																				
		48		53		$f_{uv_cb} = '0x2'$																																																																																																																																																																																																																																																				
		96		101		$f_{uv_cb} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Detection Filter Time BHx-SHx ⁽²⁾⁽³⁾	t_{UVBS}	0.8	–	1.8	μs	$f_{uv_bs} = '0x0'$	P_11.6.52																																																																																																																																																																																																																																																			
		2.8		3.8		$f_{uv_bs} = '0x1'$																																																																																																																																																																																																																																																				
		4.8		5.8		$f_{uv_bs} = '0x2'$																																																																																																																																																																																																																																																				
		9.8		10.8		$f_{uv_bs} = '0x3'$																																																																																																																																																																																																																																																				
Filter Time of SCD ⁽²⁾⁽³⁾	t_{SCDF}	0.5	–	2.3	μs	$f_{fi_scd} = '0x0'$	P_11.6.69																																																																																																																																																																																																																																																			
		1.7		3.5		$f_{fi_scd} = '0x1'$																																																																																																																																																																																																																																																				
		3.4		5.2		$f_{fi_scd} = '0x2'$																																																																																																																																																																																																																																																				
		5.7		7.5		$f_{fi_scd} = '0x3'$																																																																																																																																																																																																																																																				
VCC Filter Time ⁽²⁾⁽³⁾	t_{VCCR}	8	–	17	μs	$f_{uv_vcc} = '0x0'$	P_11.6.85																																																																																																																																																																																																																																																			
		24		33		$f_{uv_vcc} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{uv_vcc} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{uv_vcc} = '0x3'$																																																																																																																																																																																																																																																				

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																
9.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 11 Electrical Characteristics MOSFET drivers (cont'd)</p> <p>Dead Time⁸⁾⁹⁾</p> <table border="1"> <tr> <td>Programmable Dead Time Range</td> <td>t_{DT}</td> <td>107</td> <td>–</td> <td>5998</td> <td>ns</td> <td>166 steps programmable</td> <td>P_9.4.30</td> </tr> </table>	Programmable Dead Time Range	t_{DT}	107	–	5998	ns	166 steps programmable	P_9.4.30	<p>Table 11 Electrical Characteristics MOSFET drivers (cont'd)</p> <p>Dead Time⁸⁾⁹⁾</p> <table border="1"> <tr> <td>Programmable Dead Time Range¹⁰⁾</td> <td>t_{DT}</td> <td>107</td> <td>–</td> <td>5998</td> <td>ns</td> <td>166 steps programmable</td> <td>P_9.4.30</td> </tr> </table> <p>10) Dead time can additionally take up to one internal clock cycle for synchronization</p>	Programmable Dead Time Range ¹⁰⁾	t_{DT}	107	–	5998	ns	166 steps programmable	P_9.4.30																
Programmable Dead Time Range	t_{DT}	107	–	5998	ns	166 steps programmable	P_9.4.30																											
Programmable Dead Time Range ¹⁰⁾	t_{DT}	107	–	5998	ns	166 steps programmable	P_9.4.30																											
11.6 Electrical Characteristics Protection and Diagnostic Functions <u>Modification done in:</u> TLE9180-21QK	<p>Table 51 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>VCC Read Out</p> <table border="1"> <tr> <td>Voltage Detection Range</td> <td>V_{ADCr}</td> <td>0</td> <td>–</td> <td>5.554</td> <td>V</td> <td>0 to FFh</td> <td>P_11.6.86</td> </tr> </table>	Voltage Detection Range	V_{ADCr}	0	–	5.554	V	0 to FFh	P_11.6.86	<p>Table 51 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>VCC Read Out</p> <table border="1"> <tr> <td>Voltage Detection Range</td> <td>V_{ADCr}</td> <td>0</td> <td>–</td> <td>5.55</td> <td>V</td> <td>0 to FFh</td> <td>P_11.6.86</td> </tr> </table>	Voltage Detection Range	V_{ADCr}	0	–	5.55	V	0 to FFh	P_11.6.86																
Voltage Detection Range	V_{ADCr}	0	–	5.554	V	0 to FFh	P_11.6.86																											
Voltage Detection Range	V_{ADCr}	0	–	5.55	V	0 to FFh	P_11.6.86																											
11.6 Electrical Characteristics Protection and Diagnostic Functions <u>Modification done in:</u> TLE9180-21QK	<p>Table 51 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>Digital Driving Path Monitoring</p> <table border="1"> <tr> <td>Digital Driving Path Monitoring Filter Time²⁾³⁾</td> <td>t_{STDTr}</td> <td>–</td> <td>500</td> <td>–</td> <td>ns</td> <td>–</td> <td>P_11.6.92</td> </tr> </table> <p>Input Pattern Violation Monitoring</p> <table border="1"> <tr> <td>Input Pattern Violation Filter and Reaction Time²⁾</td> <td>t_{STDTr}</td> <td>–</td> <td>750</td> <td>–</td> <td>ns</td> <td>–</td> <td>P_11.6.93</td> </tr> </table>	Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92	Input Pattern Violation Filter and Reaction Time ²⁾	t_{STDTr}	–	750	–	ns	–	P_11.6.93	<p>Table 51 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>Digital Driving Path Monitoring</p> <table border="1"> <tr> <td>Digital Driving Path Monitoring Filter Time²⁾³⁾</td> <td>t_{STDTr}</td> <td>–</td> <td>500</td> <td>–</td> <td>ns</td> <td>–</td> <td>P_11.6.92</td> </tr> </table> <p>Input Pattern Violation Monitoring</p> <table border="1"> <tr> <td>Input Pattern Violation Filter and Reaction Time²⁾</td> <td>t_{STDTr}</td> <td>–</td> <td>750</td> <td>–</td> <td>ns</td> <td>–</td> <td>P_11.6.93</td> </tr> </table>	Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92	Input Pattern Violation Filter and Reaction Time ²⁾	t_{STDTr}	–	750	–	ns	–	P_11.6.93
Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92																											
Input Pattern Violation Filter and Reaction Time ²⁾	t_{STDTr}	–	750	–	ns	–	P_11.6.93																											
Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92																											
Input Pattern Violation Filter and Reaction Time ²⁾	t_{STDTr}	–	750	–	ns	–	P_11.6.93																											
11.6 Electrical Characteristics Protection and Diagnostic Functions <u>Modification done in:</u> TLE9180-20QK	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>Digital Driving Path Monitoring</p> <table border="1"> <tr> <td>Digital Driving Path Monitoring Filter Time²⁾³⁾</td> <td>t_{STDTr}</td> <td>–</td> <td>500</td> <td>–</td> <td>ns</td> <td>–</td> <td>P_11.6.92</td> </tr> </table>	Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92	<p>Table 47 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>Digital Driving Path Monitoring</p> <table border="1"> <tr> <td>Digital Driving Path Monitoring Filter Time²⁾³⁾</td> <td>t_{STDTr}</td> <td>–</td> <td>500</td> <td>–</td> <td>ns</td> <td>–</td> <td>P_11.6.92</td> </tr> </table>	Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92																
Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92																											
Digital Driving Path Monitoring Filter Time ²⁾³⁾	t_{STDTr}	–	500	–	ns	–	P_11.6.92																											
11.4.8.2 Temperature Read Out	<p>11.4.8.2 Temperature Read Out</p> <p>The absolute temperature can be read in the related SPI register in steps of 5.8 Kelvin per LSB.</p> <p>A temperature sensor is integrated at the output stage low-side 1. The signal is filtered with a moving average filter. After transition from configuration mode to normal operation mode it is recommended to wait 1ms before first temperature readout will be performed. The temperature read out result is stored in the register <code>temp_Is1</code>. The temperature sensor is independent to the sensor used for temperature detection and shutdown.</p>	<p>11.4.8.2 Temperature Read Out</p> <p>The absolute temperature can be read in the related SPI register in steps of T_{read_step} per LSB.</p> <p>A temperature sensor is integrated at the output stage low-side 1. The signal is filtered with a moving average filter. After transition from configuration mode to normal operation mode it is recommended to wait 1ms before first temperature readout will be performed. The temperature read out result is stored in the register <code>temp_Is1</code>. The temperature sensor is independent to the sensor used for temperature detection and shutdown.</p>																																

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																												
<p>13 Operation Modes</p>	<p>Figure 29 Overview of Digital Operation Modes</p>	<p>Figure 29 Overview of Digital Operation Modes</p>																												
<p>13.3 Sleep Mode</p>	<p>13.3 Sleep Mode</p> <p>If the $\overline{\text{INH}}$ pin is set to low the driver will be set into sleep mode. First the $\overline{\text{INH}}$ pin switches off the external FETs actively with the output stages and afterwards the complete power supply structure of the device. If the charge pump and high-side buffer capacitors are discharged the gate of the external FET will be clamped to its source with an internal passive clamping circuit. Once set to sleep mode the TLE9180-20QK has to be reconfigured.</p>	<p>13.3 Sleep Mode</p> <p>If the $\overline{\text{INH}}$ pin is set to low, the internal power down sequence will be initiated. After detection of the low transition changes at the $\overline{\text{INH}}$ pin will be ignored until the sleep mode has been reached. The gate driver IC will enter sleep mode after undervoltage shutdown at pin CB has been detected. First the $\overline{\text{INH}}$ pin switches off the external FETs actively with the output stages. The undervoltage shutdown at pin CB will be checked after the internal blocks – output stages, OPAMPs, internal 5 V voltage regulator, charge pumps, PFB blocks, output stages logic blocks and SCD blocks – are switched off. Afterwards the remaining clocks, the VCC supervision, all digital pads, the temperature sensors and the HV ADC will be deactivated. Then the digital core will be reset and the internal 3.3 V and 1.5 V regulators will be deactivated. If the charge pump and high-side buffer capacitors are discharged the gate of the external FET will be clamped to its source with an internal passive clamping circuit. Once set to sleep mode the TLE9180-20QK has to be reconfigured.</p>																												
<p>15.1.1 Configuration registers</p> <p>Modification done in: TLE9180-20QK</p>	<table border="1"> <thead> <tr> <th>fm_osfb</th> <th>3:2</th> <th>rmw</th> <th>Output Stage Feedback Failure Behavior</th> </tr> </thead> <tbody> <tr> <td>11_B</td> <td></td> <td></td> <td>LE - Latched Error</td> </tr> <tr> <td>10_B</td> <td></td> <td></td> <td>ARE - Auto Restart Error</td> </tr> <tr> <td>01_B</td> <td></td> <td></td> <td>ERR - Error</td> </tr> <tr> <td>00_B</td> <td></td> <td></td> <td>W - Warning (default)</td> </tr> </tbody> </table>	fm_osfb	3:2	rmw	Output Stage Feedback Failure Behavior	11 _B			LE - Latched Error	10 _B			ARE - Auto Restart Error	01 _B			ERR - Error	00 _B			W - Warning (default)	<table border="1"> <thead> <tr> <th>fm_osfb</th> <th>3:2</th> <th>none</th> <th>fixed bit field for TLE9180 basic</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td></td> <td>00_B , fixed value for TLE9180 basic</td> </tr> </tbody> </table>	fm_osfb	3:2	none	fixed bit field for TLE9180 basic				00 _B , fixed value for TLE9180 basic
fm_osfb	3:2	rmw	Output Stage Feedback Failure Behavior																											
11 _B			LE - Latched Error																											
10 _B			ARE - Auto Restart Error																											
01 _B			ERR - Error																											
00 _B			W - Warning (default)																											
fm_osfb	3:2	none	fixed bit field for TLE9180 basic																											
			00 _B , fixed value for TLE9180 basic																											

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80																																																
<p>18.8.2 Cross Talk of Automatic Recharging Circuits</p>	<p>18.8.1 Quiescent Current Consumption at Pin Vs Item 8.1. integrated into datasheet please refer to Chapter 8.3, maximum limits of quiescent current specification updated</p> <p>18.8.2 Cross Talk of Automatic Recharging Circuits Item 8.2. integrated into datasheet please refer to Chapter 9.4 and Chapter 8.3. Cross talk of the high-side buffer recharging circuit of Phase 2 and phase 3 to phase 1 has been identified. This might lead to a higher high-side buffer supply capacitor voltage between pins BH1 to SH1. Higher gate voltages for high-side FET 1 has been observed. Gate source voltage of 15V will not be exceeded.</p> <p>18.9 Floating MOSFET Driver</p>	<p>18.8.1 Quiescent Current Consumption at Pin Vs Item 8.1. integrated into datasheet please refer to Chapter 8.3, maximum limits of quiescent current specification updated</p> <p>18.9 Floating MOSFET Driver Erratas identified.</p>																																																
<p>9.4 Electrical Characteristics Floating MOSFET Driver 8.3 Electrical Characteristics Power Supply</p>	<p>Table 11 Electrical Characteristics MOSFET drivers</p> <table border="1" data-bbox="453 692 1286 925"> <tr> <td>High Level Output Voltage Gxx-Sxx ¹⁾</td> <td>V'_{G_HL1}</td> <td>8.5</td> <td>–</td> <td>13.5</td> <td>V</td> <td>$7V \leq V'_{VS} < 60V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$</td> <td>P_9.4.3</td> </tr> <tr> <td>High Level Output Voltage Gxx-Sxx ¹⁾</td> <td>V'_{G_HL2}</td> <td>8</td> <td>–</td> <td>12.5</td> <td>V</td> <td>$5.5V \leq V'_{VS} < 7V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$</td> <td>P_9.4.4</td> </tr> </table> <p>1) Max. limit may differ for output stage HS1. Output voltage of GH1-SH1 might be higher. Please refer to B13 errata, item 8.2., Chapter 18.8.2.</p> <p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1" data-bbox="453 1035 1286 1106"> <tr> <td>High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging¹⁰⁾</td> <td>$V'_{BHSxLim}$</td> <td>10</td> <td>11</td> <td>12</td> <td>V</td> <td>–</td> <td>P_8.3.15</td> </tr> </table> <p>10) Automatic charging of the high-side buffer supply capacitor (BHx-SHx) with charge pump 2 will be stopped if voltage level $V'_{BHSxLim}$ has been reached.</p>	High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL1}	8.5	–	13.5	V	$7V \leq V'_{VS} < 60V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.3	High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL2}	8	–	12.5	V	$5.5V \leq V'_{VS} < 7V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.4	High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging ¹⁰⁾	$V'_{BHSxLim}$	10	11	12	V	–	P_8.3.15	<p>Table 11 Electrical Characteristics MOSFET drivers</p> <table border="1" data-bbox="1460 692 2293 925"> <tr> <td>High Level Output Voltage Gxx-Sxx ¹⁾</td> <td>V'_{G_HL1}</td> <td>8.5</td> <td>–</td> <td>13.5</td> <td>V</td> <td>$7V \leq V'_{VS} < 60V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$</td> <td>P_9.4.3</td> </tr> <tr> <td>High Level Output Voltage Gxx-Sxx ¹⁾</td> <td>V'_{G_HL2}</td> <td>8</td> <td>–</td> <td>12.5</td> <td>V</td> <td>$5.5V \leq V'_{VS} < 7V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$</td> <td>P_9.4.4</td> </tr> </table> <p>1) The bootstrap voltages might exceed the max. value due to capacitive coupling of the SHx voltages</p> <p>Table 9 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1" data-bbox="1460 1035 2293 1106"> <tr> <td>High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging¹⁰⁾</td> <td>$V'_{BHSxLim}$</td> <td>10</td> <td>11</td> <td>12</td> <td>V</td> <td>–</td> <td>P_8.3.15</td> </tr> </table> <p>10) The bootstrap voltages might exceed the max value due to capacitive coupling of the SHx voltages</p>	High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL1}	8.5	–	13.5	V	$7V \leq V'_{VS} < 60V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.3	High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL2}	8	–	12.5	V	$5.5V \leq V'_{VS} < 7V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.4	High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging ¹⁰⁾	$V'_{BHSxLim}$	10	11	12	V	–	P_8.3.15
High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL1}	8.5	–	13.5	V	$7V \leq V'_{VS} < 60V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.3																																											
High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL2}	8	–	12.5	V	$5.5V \leq V'_{VS} < 7V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.4																																											
High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging ¹⁰⁾	$V'_{BHSxLim}$	10	11	12	V	–	P_8.3.15																																											
High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL1}	8.5	–	13.5	V	$7V \leq V'_{VS} < 60V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.3																																											
High Level Output Voltage Gxx-Sxx ¹⁾	V'_{G_HL2}	8	–	12.5	V	$5.5V \leq V'_{VS} < 7V$; $C_{CPx} = 1.0\mu F$; $C_{CB} = 4.7\mu F$; $I_{DCLoadOS} = -2mA$; $V'_{SLx} = V'_{SHx} = 0V$	P_9.4.4																																											
High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging ¹⁰⁾	$V'_{BHSxLim}$	10	11	12	V	–	P_8.3.15																																											

Change Overview TLE9180

Datasheet Chapter	TLE9180-20QK DS V1.72 / TLE9180-21QK DS V1.72	TLE9180-20QK DS V1.80 / TLE9180-21QK DS V1.80
<p>17 Package Outlines</p> <p>Modification valid for the TLE9180-20QK & TLE9180-21QK</p>	<p>Figure 36 PG-LQFP-64-18 (package with u-groove will be replaced by PG-LQFP-64-27)</p> <p>Figure 37 PG-LQFP-64-27 (package without u-groove will replace PG-LQFP-64-18)</p>	<p>Figure 36 PG-LQFP-64</p>

Table of contents

1	Motivation of the change	3
2	Change Overview TLE9180	5
3	Change Overview TLE9180C	18
4	Change Overview TLE9180D	35
5	Hyperlink to the Infineon data base (MyICP)	46

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																								
3.1 Absolute Maximum Ratings	Table 2 Absolute Maximum Ratings <table border="1"> <tr> <td>Maximum Peak Pulse Current CB to CH2</td> <td>I_{CBCH2}</td> <td>-</td> <td>-</td> <td>1</td> <td>A</td> <td>$t = 5 \mu s$</td> <td>P_4.1.61</td> </tr> </table>	Maximum Peak Pulse Current CB to CH2	I_{CBCH2}	-	-	1	A	$t = 5 \mu s$	P_4.1.61	Table 2 Absolute Maximum Ratings <table border="1"> <tr> <td>Maximum Peak Pulse Current CB to CH2</td> <td>I_{CBCH2}</td> <td>-</td> <td>-</td> <td>1</td> <td>A</td> <td>$t = 5 \mu s^{1)}$</td> <td>P_4.1.61</td> </tr> </table> <p>¹⁾ Not subject to production test, specified by design</p>	Maximum Peak Pulse Current CB to CH2	I_{CBCH2}	-	-	1	A	$t = 5 \mu s^{1)}$	P_4.1.61																								
Maximum Peak Pulse Current CB to CH2	I_{CBCH2}	-	-	1	A	$t = 5 \mu s$	P_4.1.61																																			
Maximum Peak Pulse Current CB to CH2	I_{CBCH2}	-	-	1	A	$t = 5 \mu s^{1)}$	P_4.1.61																																			
3.1 Absolute Maximum Ratings	Table 2 Absolute Maximum Ratings <table border="1"> <tr> <td>Supply Voltage for Power-up¹⁾</td> <td>V_{VS3}</td> <td>-</td> <td>-</td> <td>30</td> <td>V</td> <td>-</td> <td>P_4.1.7</td> </tr> </table>	Supply Voltage for Power-up ¹⁾	V_{VS3}	-	-	30	V	-	P_4.1.7	Table 2 Absolute Maximum Ratings <table border="1"> <tr> <td>Supply Voltage for Power-up¹⁾</td> <td>V_{VS6}</td> <td>-</td> <td>-</td> <td>40</td> <td>V</td> <td>-</td> <td>P_4.1.7</td> </tr> </table> <table border="1"> <tr> <td>Supply Voltage for Power-up¹⁾</td> <td>V_{VS6}</td> <td>-</td> <td>-</td> <td>40</td> <td>V</td> <td>-</td> <td>P_4.1.7</td> </tr> </table>	Supply Voltage for Power-up ¹⁾	V_{VS6}	-	-	40	V	-	P_4.1.7	Supply Voltage for Power-up ¹⁾	V_{VS6}	-	-	40	V	-	P_4.1.7																
Supply Voltage for Power-up ¹⁾	V_{VS3}	-	-	30	V	-	P_4.1.7																																			
Supply Voltage for Power-up ¹⁾	V_{VS6}	-	-	40	V	-	P_4.1.7																																			
Supply Voltage for Power-up ¹⁾	V_{VS6}	-	-	40	V	-	P_4.1.7																																			
3.1 Absolute Maximum Ratings	Table 2 Absolute Maximum Ratings (cont'd) <table border="1"> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx1}</td> <td>-7</td> <td>-</td> <td>90</td> <td>V</td> <td>-</td> <td>P_4.1.29</td> </tr> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx2}</td> <td>-10</td> <td>-</td> <td>-</td> <td>V</td> <td>-</td> <td>P_4.1.20</td> </tr> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx3}</td> <td>-15</td> <td>-</td> <td>-</td> <td>V</td> <td>-</td> <td>P_4.1.31</td> </tr> </table>	Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-7	-	90	V	-	P_4.1.29	Voltage Difference SHx-SLx¹⁾	V_{SSx2}	-10	-	-	V	-	P_4.1.20	Voltage Difference SHx-SLx¹⁾	V_{SSx3}	-15	-	-	V	-	P_4.1.31	Table 2 Absolute Maximum Ratings (cont'd) <table border="1"> <tr> <td>Voltage Difference SHx-SLx¹⁾</td> <td>V_{SSx1}</td> <td>-12</td> <td>-</td> <td>90</td> <td>V</td> <td>IHX = High</td> <td>P_4.1.29</td> </tr> <tr> <td>Voltage Difference VDHP-SHx</td> <td>V_{dVDHP}</td> <td>-90</td> <td>-</td> <td>85</td> <td>V</td> <td>en_vdh3 = 0x1 (cfg.: 3 VDhx pins enabled)</td> <td>P_4.1.32</td> </tr> </table>	Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	-	90	V	IHX = High	P_4.1.29	Voltage Difference VDHP-SHx	V_{dVDHP}	-90	-	85	V	en_vdh3 = 0x1 (cfg.: 3 VDhx pins enabled)	P_4.1.32
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-7	-	90	V	-	P_4.1.29																																			
Voltage Difference SHx-SLx¹⁾	V_{SSx2}	-10	-	-	V	-	P_4.1.20																																			
Voltage Difference SHx-SLx¹⁾	V_{SSx3}	-15	-	-	V	-	P_4.1.31																																			
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	-	90	V	IHX = High	P_4.1.29																																			
Voltage Difference VDHP-SHx	V_{dVDHP}	-90	-	85	V	en_vdh3 = 0x1 (cfg.: 3 VDhx pins enabled)	P_4.1.32																																			
3.1 Absolute Maximum Ratings Modification valid for : TLE9180C-21QK & TLE9180C-31QK	Table 2 Absolute Maximum Ratings (cont'd) <table border="1"> <tr> <td>Voltage Range APC</td> <td>V_{AOP1}</td> <td>-0.3</td> <td>-</td> <td>60</td> <td>V</td> <td>-</td> <td>P_4.1.39</td> </tr> </table>	Voltage Range APC	V_{AOP1}	-0.3	-	60	V	-	P_4.1.39	Table 2 Absolute Maximum Ratings (cont'd) <table border="1"> <tr> <td>Voltage Range APC</td> <td>V_{AOP1}</td> <td>-0.3</td> <td>-</td> <td>60</td> <td>V</td> <td>⁹⁾</td> <td>P_4.1.39</td> </tr> </table> <p>⁹⁾ A short circuit at APC for >10hrs might damage the device</p>	Voltage Range APC	V_{AOP1}	-0.3	-	60	V	⁹⁾	P_4.1.39																								
Voltage Range APC	V_{AOP1}	-0.3	-	60	V	-	P_4.1.39																																			
Voltage Range APC	V_{AOP1}	-0.3	-	60	V	⁹⁾	P_4.1.39																																			
3.1 Absolute Maximum Ratings	Table 2 Absolute Maximum Ratings (cont'd) Temperatures <table border="1"> <tr> <td>Storage Temperature</td> <td>T_{stg}</td> <td>-55</td> <td>-</td> <td>150</td> <td>°C</td> <td>-</td> <td>P_4.1.54</td> </tr> <tr> <td>Junction Temperature</td> <td>T_{j1}</td> <td>-40</td> <td>-</td> <td>150</td> <td>°C</td> <td>-</td> <td>P_4.1.55</td> </tr> <tr> <td>Junction Temperature</td> <td>T_{j2}</td> <td>40</td> <td>-</td> <td>175</td> <td>°C</td> <td>200h over lifetime</td> <td>P_4.1.56</td> </tr> </table>	Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54	Junction Temperature	T_{j1}	-40	-	150	°C	-	P_4.1.55	Junction Temperature	T_{j2}	40	-	175	°C	200h over lifetime	P_4.1.56	Table 2 Absolute Maximum Ratings (cont'd) Temperatures <table border="1"> <tr> <td>Storage Temperature</td> <td>T_{stg}</td> <td>-55</td> <td>-</td> <td>150</td> <td>°C</td> <td>-</td> <td>P_4.1.54</td> </tr> <tr> <td>Junction Temperature</td> <td>T_{j1}</td> <td>-40</td> <td>-</td> <td>150</td> <td>°C</td> <td>¹¹⁾</td> <td>P_4.1.55</td> </tr> </table> <p>¹¹⁾ For $T_j > 150^\circ C$ please check compliance with the IFX qualification</p>	Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54	Junction Temperature	T_{j1}	-40	-	150	°C	¹¹⁾	P_4.1.55
Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54																																			
Junction Temperature	T_{j1}	-40	-	150	°C	-	P_4.1.55																																			
Junction Temperature	T_{j2}	40	-	175	°C	200h over lifetime	P_4.1.56																																			
Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54																																			
Junction Temperature	T_{j1}	-40	-	150	°C	¹¹⁾	P_4.1.55																																			
3.1 Absolute Maximum Ratings	Table 2 Absolute Maximum Ratings (cont'd) <table border="1"> <tr> <td>Max. Voltage Transients at SHx</td> <td>V_{SH_tr1}</td> <td>-</td> <td>-</td> <td>20</td> <td>V</td> <td>Slew rate $\leq 1 V/ns^{7)}$</td> <td>P_4.3.31</td> </tr> </table> <p>1) Not subject to production test, specified by design. 7) Exceeding specified slew rate in combination with the maximum specified voltage transient may set the affected output stage in an undefined state for typically 1 μs.</p>	Max. Voltage Transients at SHx	V_{SH_tr1}	-	-	20	V	Slew rate $\leq 1 V/ns^{7)}$	P_4.3.31	Table 2 Absolute Maximum Ratings (cont'd) <table border="1"> <tr> <td>Max. Voltage Transients at SHx</td> <td>V_{SH_tr1}</td> <td>-</td> <td>-</td> <td>55</td> <td>V</td> <td>Slew rate $\leq 1 V/ns^{7)}$</td> <td>P_4.3.31</td> </tr> </table> <p>¹⁾ Not subject to production test, specified by design. ⁷⁾ At amplitudes higher than 20V the HS output stage can show unexpected switch off of the external MOSFET for typically 1 μs if the output stage is not switching. If the output stage is switching on or switching off, the output stage is switching normally even with amplitudes up 55V and slew rates up to 1V/ns</p>	Max. Voltage Transients at SHx	V_{SH_tr1}	-	-	55	V	Slew rate $\leq 1 V/ns^{7)}$	P_4.3.31																								
Max. Voltage Transients at SHx	V_{SH_tr1}	-	-	20	V	Slew rate $\leq 1 V/ns^{7)}$	P_4.3.31																																			
Max. Voltage Transients at SHx	V_{SH_tr1}	-	-	55	V	Slew rate $\leq 1 V/ns^{7)}$	P_4.3.31																																			

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																																																
3.2 Thermal Resistance	<p>Table 3 Thermal Resistance</p> <p>2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 mm Cu, 2 × 35 mm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.</p>	<p>Table 3 Thermal Resistance</p> <p>¹² Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 μm Cu, 2 × 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.</p>																																																																																
4.7 Electrical Characteristics IOs	<p>1) Not subject of production test, specified by design</p>	<p>1) Not subject to production test, specified by design.</p>																																																																																
4.7 Electrical Characteristics IOs	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{ERRH5b}</td> <td>3.8</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>$V_{VS} > 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static</td> <td>P_5.7.24</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{ERRL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 mA$</td> <td>P_5.7.39</td> </tr> <tr> <td>High Level Output Voltage</td> <td>V_{SPIH5b}</td> <td>3.8</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>$V_{VS} > 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static</td> <td>P_5.7.57</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{SPIL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 mA$</td> <td>P_5.7.45</td> </tr> <tr> <td>High Level Output Voltage²⁰⁾</td> <td>V_{ERRH5a}</td> <td>3.3</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>$5.5 V \leq V_{VS} \leq 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> <tr> <td>High Level Output Voltage²¹⁾</td> <td>V_{SPIH5a}</td> <td>3.3</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>$5.5 V \leq V_{VS} \leq 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage	V_{ERRH5b}	3.8	-	V_{VCC}	V	$V_{VS} > 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.24	Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.39	High Level Output Voltage	V_{SPIH5b}	3.8	-	V_{VCC}	V	$V_{VS} > 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.57	Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.45	High Level Output Voltage ²⁰⁾	V_{ERRH5a}	3.3	-	V_{VCC}	V	$5.5 V \leq V_{VS} \leq 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.38	High Level Output Voltage ²¹⁾	V_{SPIH5a}	3.3	-	V_{VCC}	V	$5.5 V \leq V_{VS} \leq 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.44	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage²¹⁾</td> <td>V_{ERRH5a}</td> <td>3.3</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>$V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{ERRL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 mA$</td> <td>P_5.7.39</td> </tr> <tr> <td>High Level Output Voltage²¹⁾</td> <td>V_{SPIH5a}</td> <td>3.3</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>$V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{SPIL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 mA$</td> <td>P_5.7.45</td> </tr> </table>	High Level Output Voltage ²¹⁾	V_{ERRH5a}	3.3	-	V_{VCC}	V	$V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.38	Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.39	High Level Output Voltage ²¹⁾	V_{SPIH5a}	3.3	-	V_{VCC}	V	$V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.44	Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.45
High Level Output Voltage	V_{ERRH5b}	3.8	-	V_{VCC}	V	$V_{VS} > 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.24																																																																											
Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.39																																																																											
High Level Output Voltage	V_{SPIH5b}	3.8	-	V_{VCC}	V	$V_{VS} > 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.57																																																																											
Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.45																																																																											
High Level Output Voltage ²⁰⁾	V_{ERRH5a}	3.3	-	V_{VCC}	V	$5.5 V \leq V_{VS} \leq 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.38																																																																											
High Level Output Voltage ²¹⁾	V_{SPIH5a}	3.3	-	V_{VCC}	V	$5.5 V \leq V_{VS} \leq 7.2 V$; $V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.44																																																																											
High Level Output Voltage ²¹⁾	V_{ERRH5a}	3.3	-	V_{VCC}	V	$V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.38																																																																											
Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.39																																																																											
High Level Output Voltage ²¹⁾	V_{SPIH5a}	3.3	-	V_{VCC}	V	$V_{VCC} = 5.0 V$; $I_{load} = -0.2 mA$; All Digital I/Os = static	P_5.7.44																																																																											
Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 mA$	P_5.7.45																																																																											

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																
4.7 Electrical Characteristics IOs	Table 6 Electrical Characteristics IOs (continued) <table border="1"> <tr> <td>High Level Output Voltage⁷⁾</td> <td>V_{ERRH5a}</td> <td>3.4</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>5.5 V ≤ V_{VS} ≤ 7.2 V; V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> </table>	High Level Output Voltage ⁷⁾	V _{ERRH5a}	3.4	-	V _{VCC}	V	5.5 V ≤ V _{VS} ≤ 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38	Table 6 Electrical Characteristics IOs (continued) <table border="1"> <tr> <td>High Level Output Voltage³¹⁾</td> <td>V_{ERRH5a}</td> <td>3.3</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> </table>	High Level Output Voltage ³¹⁾	V _{ERRH5a}	3.3	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38
	High Level Output Voltage ⁷⁾	V _{ERRH5a}	3.4	-	V _{VCC}	V	5.5 V ≤ V _{VS} ≤ 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38										
High Level Output Voltage ³¹⁾	V _{ERRH5a}	3.3	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38											
	Table 6 Electrical Characteristics IOs (cont'd) <table border="1"> <tr> <td>High Level Output Voltage⁷⁾</td> <td>V_{SPIH5a}</td> <td>3.4</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>5.5 V ≤ V_{VS} ≤ 7.2 V; V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage ⁷⁾	V _{SPIH5a}	3.4	-	V _{VCC}	V	5.5 V ≤ V _{VS} ≤ 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44	Table 6 Electrical Characteristics IOs (cont'd) <table border="1"> <tr> <td>High Level Output Voltage³¹⁾</td> <td>V_{SPIH5a}</td> <td>3.3</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage ³¹⁾	V _{SPIH5a}	3.3	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44
High Level Output Voltage ⁷⁾	V _{SPIH5a}	3.4	-	V _{VCC}	V	5.5 V ≤ V _{VS} ≤ 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44											
High Level Output Voltage ³¹⁾	V _{SPIH5a}	3.3	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44											
4.7 Electrical Characteristics IOs	Table 6 Electrical Characteristics IOs (cont'd) Pin ENA ENA Propagation Time (for enable or disable the output stages) <table border="1"> <tr> <td>t_{PENA}</td> <td>-</td> <td>100</td> <td>-</td> <td>ns</td> <td>-</td> <td>P_5.7.17</td> </tr> </table>	t _{PENA}	-	100	-	ns	-	P_5.7.17	Table 6 Electrical Characteristics IOs (cont'd) Pin ENA ENA Propagation Time (for enable or disable the output stages) <table border="1"> <tr> <td>t_{PENA}</td> <td>-</td> <td>100</td> <td>500</td> <td>ns</td> <td>-</td> <td>P_5.7.17</td> </tr> </table>	t _{PENA}	-	100	500	ns	-	P_5.7.17		
t _{PENA}	-	100	-	ns	-	P_5.7.17												
t _{PENA}	-	100	500	ns	-	P_5.7.17												
4.7 Electrical Characteristics IOs	Table 6 Electrical Characteristics IOs (cont'd) <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{AOPH1}</td> <td>4.2</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>I_{load} = -1 mA</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	V _{AOPH1}	4.2	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47	Table 6 Electrical Characteristics IOs (cont'd) <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{AOPH1}</td> <td>3.9</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>I_{load} = -1 mA</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	V _{AOPH1}	3.9	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47
High Level Output Voltage	V _{AOPH1}	4.2	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47											
High Level Output Voltage	V _{AOPH1}	3.9	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47											
Change done in the TLE9180C-21QK & TLE9180C-31QK																		
5 Serial Peripheral Interface - SPI	<p>Figure 4 Principle for SPI-Bus Architecture</p>	<p>Figure 4 Principle for SPI-Bus Architecture</p>																

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																								
5.4 Cyclic Redundancy Check - CRC Generation and Detection	<p>5.4 Cyclic Redundancy Check - CRC Generation and Detection</p> <p>The CRC is added to any data transmitted. It is calculated for the whole SPI frame, CRC bits excluded. The CRC check for incoming data is performed over the complete SPI frame.</p>	<p>5.4 Cyclic Redundancy Check - CRC Generation and Detection</p> <p>The CRC is added to any data transmitted. It is calculated for the whole SPI frame, CRC bits excluded. The CRC check for incoming data is performed over the complete SPI frame. In case of an CRC3 Error Detection on the MISO line by the μC, the message should be discarded and the register access should be repeated.</p>																																																								
5.5 Electrical Characteristics SPI	<p>Table 7 Electrical Characteristics: Timing (cont'd)</p> <table border="1"> <tr> <td>Sequential Transfer Delay³⁾</td> <td>t_{SPI_td}</td> <td>250</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, N</td> <td>P_6.5.19</td> </tr> </table>	Sequential Transfer Delay ³⁾	t_{SPI_td}	250	-	-	ns	²⁾ Figure 6, N	P_6.5.19	<p>Table 7 Electrical Characteristics: Timing (cont'd)</p> <table border="1"> <tr> <td>Sequential Transfer Delay³⁴⁾</td> <td>t_{SPI_td}</td> <td>330</td> <td>-</td> <td>-</td> <td>ns</td> <td>³³⁾ Figure 6, N</td> <td>P_6.5.19</td> </tr> </table>	Sequential Transfer Delay ³⁴⁾	t_{SPI_td}	330	-	-	ns	³³⁾ Figure 6, N	P_6.5.19																																								
Sequential Transfer Delay ³⁾	t_{SPI_td}	250	-	-	ns	²⁾ Figure 6, N	P_6.5.19																																																			
Sequential Transfer Delay ³⁴⁾	t_{SPI_td}	330	-	-	ns	³³⁾ Figure 6, N	P_6.5.19																																																			
5.5 Electrical Characteristics SPI	<p>Table 7 Electrical Characteristics: Timing</p> <p>$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_S = 5.5\text{ V}$ to 60 V and with respect to GND, positive current flowing into pin (unless otherwise specified).</p> <table border="1"> <thead> <tr> <th rowspan="2">Parameter</th> <th rowspan="2">Symbol</th> <th colspan="3">Values</th> <th rowspan="2">Unit</th> <th rowspan="2">Note / Test Condition</th> <th rowspan="2">Number</th> </tr> <tr> <th>Min.</th> <th>Typ.</th> <th>Max.</th> </tr> </thead> <tbody> <tr> <td>SPI Operating Frequency</td> <td>f_{SPI_clk}</td> <td>-¹⁾</td> <td>-</td> <td>10</td> <td>MHz</td> <td>²⁾</td> <td>P_6.5.1</td> </tr> </tbody> </table>	Parameter	Symbol	Values			Unit	Note / Test Condition	Number	Min.	Typ.	Max.	SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1	<p>Table 7 Electrical Characteristics: Timing</p> <p>$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_S = 5.5\text{ V}$ to 60 V, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified). Timings valid for 10 MHz operation.</p> <table border="1"> <thead> <tr> <th rowspan="2">Parameter</th> <th rowspan="2">Symbol</th> <th colspan="3">Values</th> <th rowspan="2">Unit</th> <th rowspan="2">Note / Test Condition</th> <th rowspan="2">Number</th> </tr> <tr> <th>Min.</th> <th>Typ.</th> <th>Max.</th> </tr> </thead> <tbody> <tr> <td>SPI Operating Frequency</td> <td>f_{SPI_clk}</td> <td>-¹⁾</td> <td>-</td> <td>10</td> <td>MHz</td> <td>²⁾</td> <td>P_6.5.1</td> </tr> </tbody> </table>	Parameter	Symbol	Values			Unit	Note / Test Condition	Number	Min.	Typ.	Max.	SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1																		
Parameter	Symbol			Values						Unit	Note / Test Condition	Number																																														
		Min.	Typ.	Max.																																																						
SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1																																																			
Parameter	Symbol	Values			Unit	Note / Test Condition	Number																																																			
		Min.	Typ.	Max.																																																						
SPI Operating Frequency	f_{SPI_clk}	- ¹⁾	-	10	MHz	²⁾	P_6.5.1																																																			
5.5 Electrical Characteristics SPI	<p>Table 7 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>SPI Data Output (MISO) Lag</td> <td>t_{SPI_lag}</td> <td>25</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, M</td> <td>P_6.5.15</td> </tr> </table>	SPI Data Output (MISO) Lag	t_{SPI_lag}	25	-	-	ns	²⁾ Figure 6, M	P_6.5.15	<p>Table 7 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>Enable (SS) Lag Time</td> <td>t_{SPI_lag}</td> <td>25</td> <td>-</td> <td>-</td> <td>ns</td> <td>³³⁾ Figure 6, M</td> <td>P_6.5.15</td> </tr> </table>	Enable (SS) Lag Time	t_{SPI_lag}	25	-	-	ns	³³⁾ Figure 6, M	P_6.5.15																																								
SPI Data Output (MISO) Lag	t_{SPI_lag}	25	-	-	ns	²⁾ Figure 6, M	P_6.5.15																																																			
Enable (SS) Lag Time	t_{SPI_lag}	25	-	-	ns	³³⁾ Figure 6, M	P_6.5.15																																																			
5.5 Electrical Characteristics SPI	<p>Table 7 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>CLK_SPI Operating Period</td> <td>t_{SPI_clk}</td> <td>100</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, C</td> <td>P_6.5.2</td> </tr> <tr> <td>CLK_SPI High Time</td> <td>t_{SPI_wsckth}</td> <td>37</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, A</td> <td>P_6.5.3</td> </tr> <tr> <td>CLK_SPI Low Time</td> <td>t_{SPI_wscktl}</td> <td>37</td> <td>-</td> <td>-</td> <td>ns</td> <td>²⁾ Figure 6, B</td> <td>P_6.5.4</td> </tr> <tr> <td>CLK_SPI Fall Time</td> <td>t_{SPI_clkt}</td> <td>-</td> <td>-</td> <td>13</td> <td>ns</td> <td>²⁾ Figure 6, D</td> <td>P_6.5.5</td> </tr> </table> <p>²⁾ Not subject to production test; verified by design or characterization; measured between 10% and 90%; output load capacitance on MISO pin is $\leq 60\text{ pF}$.</p>	CLK_SPI Operating Period	t_{SPI_clk}	100	-	-	ns	²⁾ Figure 6, C	P_6.5.2	CLK_SPI High Time	t_{SPI_wsckth}	37	-	-	ns	²⁾ Figure 6, A	P_6.5.3	CLK_SPI Low Time	t_{SPI_wscktl}	37	-	-	ns	²⁾ Figure 6, B	P_6.5.4	CLK_SPI Fall Time	t_{SPI_clkt}	-	-	13	ns	²⁾ Figure 6, D	P_6.5.5	<p>Table 7 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>CLK_SPI Operating Period</td> <td>t_{SPI_clk}</td> <td>100</td> <td>-</td> <td>-</td> <td>ns</td> <td>³³⁾ Figure 6, C</td> <td>P_6.5.2</td> </tr> <tr> <td>CLK_SPI High Time</td> <td>t_{SPI_wsckth}</td> <td>37</td> <td>-</td> <td>-</td> <td>ns</td> <td>³³⁾ Figure 6, A</td> <td>P_6.5.3</td> </tr> <tr> <td>CLK_SPI Low Time</td> <td>t_{SPI_wscktl}</td> <td>37</td> <td>-</td> <td>-</td> <td>ns</td> <td>³³⁾ Figure 6, B</td> <td>P_6.5.4</td> </tr> </table> <p>³³⁾ Not subject to production test; verified by design or characterization; measured between 20% and 80%; output load capacitance on MISO pin is $\leq 60\text{ pF}$</p>	CLK_SPI Operating Period	t_{SPI_clk}	100	-	-	ns	³³⁾ Figure 6, C	P_6.5.2	CLK_SPI High Time	t_{SPI_wsckth}	37	-	-	ns	³³⁾ Figure 6, A	P_6.5.3	CLK_SPI Low Time	t_{SPI_wscktl}	37	-	-	ns	³³⁾ Figure 6, B	P_6.5.4
CLK_SPI Operating Period	t_{SPI_clk}	100	-	-	ns	²⁾ Figure 6, C	P_6.5.2																																																			
CLK_SPI High Time	t_{SPI_wsckth}	37	-	-	ns	²⁾ Figure 6, A	P_6.5.3																																																			
CLK_SPI Low Time	t_{SPI_wscktl}	37	-	-	ns	²⁾ Figure 6, B	P_6.5.4																																																			
CLK_SPI Fall Time	t_{SPI_clkt}	-	-	13	ns	²⁾ Figure 6, D	P_6.5.5																																																			
CLK_SPI Operating Period	t_{SPI_clk}	100	-	-	ns	³³⁾ Figure 6, C	P_6.5.2																																																			
CLK_SPI High Time	t_{SPI_wsckth}	37	-	-	ns	³³⁾ Figure 6, A	P_6.5.3																																																			
CLK_SPI Low Time	t_{SPI_wscktl}	37	-	-	ns	³³⁾ Figure 6, B	P_6.5.4																																																			
7.1 Output Stage Supply Concept	<p>7.1 Output Stage Supply Concept</p> <p>requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20kHz PWM frequency.</p> <p>The charge pumps will be deactivated if the gate driver IC is set to sleep mode via $\overline{\text{INH}}$.</p>	<p>7.1 Output Stage Supply Concept</p> <p>fulfills the requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20 kHz PWM frequency.</p> <p>The charge pumps will be deactivated if the gate driver IC is set to sleep mode via pin $\overline{\text{INH}}$ or a charge pump related error is detected. For details please check the supervision descriptions.</p>																																																								

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																																
7.3 Electrical Characteristics Power Supply (tbd)	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <p>Supply current in Reduced Operation Mode at Vs</p> <table border="1"> <tr> <td>Supply Current Vs</td> <td>$I_{Vs(ROMVS)}$</td> <td>-</td> <td>12</td> <td>20</td> <td>mA</td> <td>$V_{Vs}=V_{VDHP}=3V$</td> <td>P_8.3.36</td> </tr> </table>	Supply Current Vs	$I_{Vs(ROMVS)}$	-	12	20	mA	$V_{Vs}=V_{VDHP}=3V$	P_8.3.36	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Supply Current Vs</td> <td>$I_{Vs(ROMVS)}$</td> <td>-</td> <td>12</td> <td>24</td> <td>mA</td> <td>$V_{Vs}=V_{VDHP}=3V$</td> <td>P_8.3.36</td> </tr> </table>	Supply Current Vs	$I_{Vs(ROMVS)}$	-	12	24	mA	$V_{Vs}=V_{VDHP}=3V$	P_8.3.36																																																
Supply Current Vs	$I_{Vs(ROMVS)}$	-	12	20	mA	$V_{Vs}=V_{VDHP}=3V$	P_8.3.36																																																											
Supply Current Vs	$I_{Vs(ROMVS)}$	-	12	24	mA	$V_{Vs}=V_{VDHP}=3V$	P_8.3.36																																																											
7.3 Electrical Characteristics Power Supply	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Voltage Vs for Guaranteed Power-up of Charge Pumps</td> <td>V_{VSWU}</td> <td>6.0</td> <td>-</td> <td>-</td> <td>V</td> <td>-</td> <td>P_8.3.38</td> </tr> </table>	Voltage Vs for Guaranteed Power-up of Charge Pumps	V_{VSWU}	6.0	-	-	V	-	P_8.3.38	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Voltage Vs for ensured Power-up of Charge Pumps</td> <td>V_{VSWU}</td> <td>6.0</td> <td>-</td> <td>-</td> <td>V</td> <td>-</td> <td>P_8.3.38</td> </tr> </table>	Voltage Vs for ensured Power-up of Charge Pumps	V_{VSWU}	6.0	-	-	V	-	P_8.3.38																																																
Voltage Vs for Guaranteed Power-up of Charge Pumps	V_{VSWU}	6.0	-	-	V	-	P_8.3.38																																																											
Voltage Vs for ensured Power-up of Charge Pumps	V_{VSWU}	6.0	-	-	V	-	P_8.3.38																																																											
7.3 Electrical Characteristics Power Supply	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx2}</td> <td>-</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 14V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.31</td> </tr> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx1}</td> <td>-</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.32</td> </tr> </table>	Quiescent Current VDhx	I_{QVDHx2}	-	50	200	nA	$V_{VDHP} \leq 14V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.31	Quiescent Current VDhx	I_{QVDHx1}	-	50	200	nA	$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.32	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx2}</td> <td>-</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 14V$; $V_{VDHx} \leq 14V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.31</td> </tr> <tr> <td>Quiescent Current VDhx</td> <td>I_{QVDHx1}</td> <td>-</td> <td>50</td> <td>200</td> <td>nA</td> <td>$V_{VDHP} \leq 60V$; $V_{VDHx} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.32</td> </tr> </table>	Quiescent Current VDhx	I_{QVDHx2}	-	50	200	nA	$V_{VDHP} \leq 14V$; $V_{VDHx} \leq 14V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.31	Quiescent Current VDhx	I_{QVDHx1}	-	50	200	nA	$V_{VDHP} \leq 60V$; $V_{VDHx} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.32																																
Quiescent Current VDhx	I_{QVDHx2}	-	50	200	nA	$V_{VDHP} \leq 14V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.31																																																											
Quiescent Current VDhx	I_{QVDHx1}	-	50	200	nA	$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.32																																																											
Quiescent Current VDhx	I_{QVDHx2}	-	50	200	nA	$V_{VDHP} \leq 14V$; $V_{VDHx} \leq 14V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.31																																																											
Quiescent Current VDhx	I_{QVDHx1}	-	50	200	nA	$V_{VDHP} \leq 60V$; $V_{VDHx} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.32																																																											
7.3 Electrical Characteristics Power Supply	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>-</td> <td>-</td> <td>61</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.48</td> </tr> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>-</td> <td>-</td> <td>61</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_j \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.30</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP</td> <td>I_{Q2}</td> <td>-</td> <td>-</td> <td>17</td> <td>μA</td> <td>$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.49</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP</td> <td>I_{Q2}</td> <td>-</td> <td>-</td> <td>70</td> <td>μA</td> <td>$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.33</td> </tr> </table>	Quiescent Current VDHP	I_{QVDH1}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.48	Quiescent Current VDHP	I_{QVDH1}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.30	Total Quiescent Current Vs and VDHP	I_{Q2}	-	-	17	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.49	Total Quiescent Current Vs and VDHP	I_{Q2}	-	-	70	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.33	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH1}</td> <td>-</td> <td>-</td> <td>61</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.48</td> </tr> <tr> <td>Quiescent Current VDHP</td> <td>I_{QVDH3}</td> <td>-</td> <td>-</td> <td>61</td> <td>μA</td> <td>$V_{VDHP} \leq 60V$; $T_j \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.30</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP</td> <td>I_{Q1}</td> <td>-</td> <td>-</td> <td>17</td> <td>μA</td> <td>$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.49</td> </tr> <tr> <td>Total Quiescent Current Vs and VDHP</td> <td>I_{Q2}</td> <td>-</td> <td>-</td> <td>70</td> <td>μA</td> <td>$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$</td> <td>P_8.3.33</td> </tr> </table>	Quiescent Current VDHP	I_{QVDH1}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.48	Quiescent Current VDHP	I_{QVDH3}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.30	Total Quiescent Current Vs and VDHP	I_{Q1}	-	-	17	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.49	Total Quiescent Current Vs and VDHP	I_{Q2}	-	-	70	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.33
Quiescent Current VDHP	I_{QVDH1}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.48																																																											
Quiescent Current VDHP	I_{QVDH1}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.30																																																											
Total Quiescent Current Vs and VDHP	I_{Q2}	-	-	17	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.49																																																											
Total Quiescent Current Vs and VDHP	I_{Q2}	-	-	70	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.33																																																											
Quiescent Current VDHP	I_{QVDH1}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.48																																																											
Quiescent Current VDHP	I_{QVDH3}	-	-	61	μA	$V_{VDHP} \leq 60V$; $T_j \leq 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.30																																																											
Total Quiescent Current Vs and VDHP	I_{Q1}	-	-	17	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 25^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.49																																																											
Total Quiescent Current Vs and VDHP	I_{Q2}	-	-	70	μA	$V_{Vs} = V_{VDHP} \leq 14V$; $T_j = 150^\circ C$; $V_{INH} = V_{SOFF} = GND^{(4)}$; $V_{SHx} = GND$	P_8.3.33																																																											

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																																
7.3 Electrical Characteristics Power Supply	2) Filter Time Accuracy referenced from internal clock accuracy, please see Chapter 6.2	⁸⁷ Internal clock frequency accuracy has to be added to the specified values, please see Chapter 6.2																																																																
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers</p> <table border="1"> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LL}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$I_{DCLoadOS} \leq -2 \text{ mA}$; $V_{ENA} = \text{Low}$ or Pins IHx and ILx = off</td> <td>P_9.4.1</td> </tr> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LLS}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$V_{SOFF} = \text{Low}$; $I_{DCLoadOS} \leq -2 \text{ mA}$</td> <td>P_9.4.2</td> </tr> <tr> <td>High Level Output Voltage Gxx-Sxx¹⁾</td> <td>V_{G_HL2}</td> <td>8</td> <td>-</td> <td>12.5</td> <td>V</td> <td>$5.5 \text{ V} \leq V_{VS} < 7 \text{ V}$; $C_{CPx} = 1.0 \mu\text{F}$; $C_{CB} = 4.7 \mu\text{F}$; $I_{DCLoadOS} = -2 \text{ mA}$; $V_{SLx} = V_{SHx} = 0 \text{ V}$</td> <td>P_9.4.4</td> </tr> <tr> <td>High Level Output Voltage Difference between Low-side Output Stages GLx-SLx</td> <td>dV_{G_HLS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$I_{DCLoadOS} \leq -2 \text{ mA}$; $V_{SLx} = 0 \text{ V}$</td> <td>P_9.4.5</td> </tr> </table>	Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$I_{DCLoadOS} \leq -2 \text{ mA}$; $V_{ENA} = \text{Low}$ or Pins IHx and ILx = off	P_9.4.1	Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low}$; $I_{DCLoadOS} \leq -2 \text{ mA}$	P_9.4.2	High Level Output Voltage Gxx-Sxx ¹⁾	V_{G_HL2}	8	-	12.5	V	$5.5 \text{ V} \leq V_{VS} < 7 \text{ V}$; $C_{CPx} = 1.0 \mu\text{F}$; $C_{CB} = 4.7 \mu\text{F}$; $I_{DCLoadOS} = -2 \text{ mA}$; $V_{SLx} = V_{SHx} = 0 \text{ V}$	P_9.4.4	High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$I_{DCLoadOS} \leq -2 \text{ mA}$; $V_{SLx} = 0 \text{ V}$	P_9.4.5	<p>Table 12 Electrical Characteristics MOSFET drivers</p> <table border="1"> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LL}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$0 \text{ mA} \leq I_{DCLoadOS} \leq 2 \text{ mA}$; $V_{ENA} = \text{Low}$ or Pins IHx and ILx=off</td> <td>P_9.4.1</td> </tr> <tr> <td>Low Level Output Voltage Gxx-Sxx</td> <td>V_{GS_LLS}</td> <td>-</td> <td>-</td> <td>0.2</td> <td>V</td> <td>$V_{SOFF} = \text{Low}$; $0 \text{ mA} \leq I_{DCLoadOS} \leq 2 \text{ mA}$</td> <td>P_9.4.2</td> </tr> <tr> <td>High Level Output Voltage Difference between Low-side Output Stages GLx-SLx</td> <td>dV_{G_HLS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SLx} = 0 \text{ V}$</td> <td>P_9.4.5</td> </tr> <tr> <td>High Level Output Voltage Difference between High-side Output Stages GHx-SHx</td> <td>dV_{G_HHS}</td> <td>-</td> <td>-</td> <td>0.5</td> <td>V</td> <td>$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SHx} = 0 \text{ V}$</td> <td>P_9.4.6</td> </tr> </table>	Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$0 \text{ mA} \leq I_{DCLoadOS} \leq 2 \text{ mA}$; $V_{ENA} = \text{Low}$ or Pins IHx and ILx=off	P_9.4.1	Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low}$; $0 \text{ mA} \leq I_{DCLoadOS} \leq 2 \text{ mA}$	P_9.4.2	High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SLx} = 0 \text{ V}$	P_9.4.5	High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	-	-	0.5	V	$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SHx} = 0 \text{ V}$	P_9.4.6
Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$I_{DCLoadOS} \leq -2 \text{ mA}$; $V_{ENA} = \text{Low}$ or Pins IHx and ILx = off	P_9.4.1																																																											
Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low}$; $I_{DCLoadOS} \leq -2 \text{ mA}$	P_9.4.2																																																											
High Level Output Voltage Gxx-Sxx ¹⁾	V_{G_HL2}	8	-	12.5	V	$5.5 \text{ V} \leq V_{VS} < 7 \text{ V}$; $C_{CPx} = 1.0 \mu\text{F}$; $C_{CB} = 4.7 \mu\text{F}$; $I_{DCLoadOS} = -2 \text{ mA}$; $V_{SLx} = V_{SHx} = 0 \text{ V}$	P_9.4.4																																																											
High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$I_{DCLoadOS} \leq -2 \text{ mA}$; $V_{SLx} = 0 \text{ V}$	P_9.4.5																																																											
Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	-	-	0.2	V	$0 \text{ mA} \leq I_{DCLoadOS} \leq 2 \text{ mA}$; $V_{ENA} = \text{Low}$ or Pins IHx and ILx=off	P_9.4.1																																																											
Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	-	-	0.2	V	$V_{SOFF} = \text{Low}$; $0 \text{ mA} \leq I_{DCLoadOS} \leq 2 \text{ mA}$	P_9.4.2																																																											
High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	-	-	0.5	V	$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SLx} = 0 \text{ V}$	P_9.4.5																																																											
High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	-	-	0.5	V	$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SHx} = 0 \text{ V}$	P_9.4.6																																																											
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Turn On Gate Current</td> <td>$I_{G(on)1}$</td> <td>-0.75</td> <td>-2.0</td> <td>-</td> <td>A</td> <td>$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$</td> <td>P_9.4.14</td> </tr> </table>	Turn On Gate Current	$I_{G(on)1}$	-0.75	-2.0	-	A	$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$	P_9.4.14	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Turn On Gate Current</td> <td>$I_{G(on)1}$</td> <td>-</td> <td>-2.0</td> <td>-0.75</td> <td>A</td> <td>$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$</td> <td>P_9.4.14</td> </tr> </table>	Turn On Gate Current	$I_{G(on)1}$	-	-2.0	-0.75	A	$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$	P_9.4.14																																																
Turn On Gate Current	$I_{G(on)1}$	-0.75	-2.0	-	A	$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$	P_9.4.14																																																											
Turn On Gate Current	$I_{G(on)1}$	-	-2.0	-0.75	A	$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$	P_9.4.14																																																											
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Propagation Delay Time (all low-side FETs off)</td> <td>$t_{P(ILF)}$</td> <td>30</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2 \text{ k}\Omega^{3)}$; $V_{Sxx} = 0 \text{ V}$</td> <td>P_9.4.19</td> </tr> <tr> <td>Propagation Delay Time (all high-side FETs off)</td> <td>$t_{P(IHF)}$</td> <td>30</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2 \text{ k}\Omega^{3)}$; $V_{Sxx} = 0 \text{ V}$</td> <td>P_9.4.21</td> </tr> </table>	Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	30	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{3)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.19	Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	30	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{3)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.21	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Propagation Delay Time (all low-side FETs off)</td> <td>$t_{P(ILF)}$</td> <td>25</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2 \text{ k}\Omega^{5)}$; $V_{Sxx} = 0 \text{ V}$</td> <td>P_9.4.19</td> </tr> <tr> <td>Propagation Delay Time (all high-side FETs off)</td> <td>$t_{P(IHF)}$</td> <td>25</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2 \text{ k}\Omega^{5)}$; $V_{Sxx} = 0 \text{ V}$</td> <td>P_9.4.21</td> </tr> </table>	Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	25	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{5)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.19	Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	25	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{5)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.21																																
Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	30	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{3)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.19																																																											
Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	30	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{3)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.21																																																											
Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	25	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{5)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.19																																																											
Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	25	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{5)}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.21																																																											

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																																																																
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Propagation Delay Time Matching (all FETs on)</td> <td>$t_{P(an)}$</td> <td>-</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.22</td> </tr> <tr> <td>Propagation Delay Time Matching (all FETs turn off)</td> <td>$t_{P(af)}$</td> <td>-</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.23</td> </tr> <tr> <td>Propagation Delay Time Matching Single Phase (high-side off to low-side on)</td> <td>$t_{P(1hfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.24</td> </tr> <tr> <td>Propagation Delay Time Matching Single Phase (low-side off to high-side on)</td> <td>$t_{P(1lfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.25</td> </tr> <tr> <td>Propagation Delay Time Matching all Phases (all high-sides off to all low-sides on)</td> <td>$t_{P(ahfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.26</td> </tr> <tr> <td>Propagation Delay Time Matching all Phases (all low-sides off to high-side on)</td> <td>$t_{P(alfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.27</td> </tr> </table>	Propagation Delay Time Matching (all FETs on)	$t_{P(an)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.22	Propagation Delay Time Matching (all FETs turn off)	$t_{P(af)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.23	Propagation Delay Time Matching Single Phase (high-side off to low-side on)	$t_{P(1hfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.24	Propagation Delay Time Matching Single Phase (low-side off to high-side on)	$t_{P(1lfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.25	Propagation Delay Time Matching all Phases (all high-sides off to all low-sides on)	$t_{P(ahfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.26	Propagation Delay Time Matching all Phases (all low-sides off to high-side on)	$t_{P(alfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.27	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Propagation Delay Time Mismatch (all FETs on)</td> <td>$t_{P(an)}$</td> <td>-</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.22</td> </tr> <tr> <td>Propagation Delay Time Mismatch (all FETs turn off)</td> <td>$t_{P(af)}$</td> <td>-</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.23</td> </tr> <tr> <td>Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)</td> <td>$t_{P(1hfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.24</td> </tr> <tr> <td>Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)</td> <td>$t_{P(1lfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.25</td> </tr> <tr> <td>Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)</td> <td>$t_{P(ahfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.26</td> </tr> <tr> <td>Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)</td> <td>$t_{P(alfln)}$</td> <td>0</td> <td>-</td> <td>20</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.27</td> </tr> </table>	Propagation Delay Time Mismatch (all FETs on)	$t_{P(an)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.22	Propagation Delay Time Mismatch (all FETs turn off)	$t_{P(af)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.23	Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)	$t_{P(1hfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.24	Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)	$t_{P(1lfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.25	Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)	$t_{P(ahfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.26	Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)	$t_{P(alfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.27
Propagation Delay Time Matching (all FETs on)	$t_{P(an)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.22																																																																																											
Propagation Delay Time Matching (all FETs turn off)	$t_{P(af)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.23																																																																																											
Propagation Delay Time Matching Single Phase (high-side off to low-side on)	$t_{P(1hfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.24																																																																																											
Propagation Delay Time Matching Single Phase (low-side off to high-side on)	$t_{P(1lfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.25																																																																																											
Propagation Delay Time Matching all Phases (all high-sides off to all low-sides on)	$t_{P(ahfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.26																																																																																											
Propagation Delay Time Matching all Phases (all low-sides off to high-side on)	$t_{P(alfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{31};$ $V_{Sxx} = 0\text{ V}$	P_9.4.27																																																																																											
Propagation Delay Time Mismatch (all FETs on)	$t_{P(an)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.22																																																																																											
Propagation Delay Time Mismatch (all FETs turn off)	$t_{P(af)}$	-	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.23																																																																																											
Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)	$t_{P(1hfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.24																																																																																											
Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)	$t_{P(1lfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.25																																																																																											
Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)	$t_{P(ahfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.26																																																																																											
Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)	$t_{P(alfln)}$	0	-	20	ns	$R_{Load} = 2\text{ k}\Omega^{52};$ $V_{Sxx} = 0\text{ V}$	P_9.4.27																																																																																											
9.5 Electrical Parameter Shunt Signal Conditioning	<p>Table 18 Electrical Characteristics - Shunt Signal Conditioning (cont'd)</p> <table border="1"> <tr> <td>Slew Rate</td> <td>SR</td> <td>-</td> <td>15</td> <td>-</td> <td>V/μs</td> <td>-</td> <td>P_10.5.22</td> </tr> </table>	Slew Rate	SR	-	15	-	V/ μ s	-	P_10.5.22	<p>Table 18 Electrical Characteristics - Shunt Signal Conditioning (cont'd)</p> <table border="1"> <tr> <td>Slew Rate⁶⁰⁾</td> <td>SR</td> <td>-</td> <td>15</td> <td>-</td> <td>V/μs</td> <td>-</td> <td>P_10.5.22</td> </tr> </table> <p>⁶⁰⁾ Not subject to production test, specified by design</p>	Slew Rate ⁶⁰⁾	SR	-	15	-	V/ μ s	-	P_10.5.22																																																																																
Slew Rate	SR	-	15	-	V/ μ s	-	P_10.5.22																																																																																											
Slew Rate ⁶⁰⁾	SR	-	15	-	V/ μ s	-	P_10.5.22																																																																																											
10.2.2 Failure Behavior Configuration	<p>Table 24 Shutdown Error Overview³⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>sd_clk_fail</td> <td>Internal Clock Supervision Shutdown³⁾</td> <td>ARE</td> <td>Active</td> <td>Low (LE)</td> </tr> </tbody> </table> <p>3) In the case of monitoring clock stops operation fault reaction of output stages is latched error</p>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	3	sd_clk_fail	Internal Clock Supervision Shutdown ³⁾	ARE	Active	Low (LE)	<p>Table 24 Shutdown Error Overview⁴⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>sd_clk_fail</td> <td>Internal Clock Supervision Shutdown⁸²⁾</td> <td>ARE or LE</td> <td>Active</td> <td>Low (ARE or LE)</td> </tr> </tbody> </table> <p>⁸²⁾ Failure reaction can be ARE or LE dependent on type of internal fault</p>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸²⁾	ARE or LE	Active	Low (ARE or LE)																																																																								
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																																																																																													
3	sd_clk_fail	Internal Clock Supervision Shutdown ³⁾	ARE	Active	Low (LE)																																																																																													
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																																																																																													
3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸²⁾	ARE or LE	Active	Low (ARE or LE)																																																																																													
10.2.2 Failure Behavior Configuration	<p>Table 24 Shutdown Error Overview⁷⁸⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>sd_uv_cb</td> <td>Undervoltage CB Shutdown</td> <td>ARE</td> <td>Active</td> <td>Low (LE)</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (LE)	<p>Table 24 Shutdown Error Overview⁷⁸⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>sd_uv_cb</td> <td>Undervoltage CB Shutdown</td> <td>ARE</td> <td>Active</td> <td>Low (ARE)</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (ARE)																																																																								
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																																																																																													
4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (LE)																																																																																													
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																																																																																													
4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (ARE)																																																																																													

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10
<p>10.5.16 Overload Digital Output Pins</p>	<p>10.5.16 Overload Digital Output Pins</p> <p>The digital outputs are protected against short to GND and battery. If one output is shorted the output pad will be disconnected, a dedicated error register bit will be set. The pin ERR will be set to low. To unlock the output pin reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.</p> <p>Functionality of the overload detection of the digital output pins is limited, for details please refer to Chapter 16.3.8.</p> <p>Register <code>Err_outp</code> bit 4 to bit 0 indicate a short of a digital output pin.</p>	<p>10.5.16 Overload Digital Output Pins</p> <p>The digital outputs are protected against short to GND and battery. If one output is shorted the output pad will be disconnected, a dedicated error register bit will be set. The pin ERR will be set to low in case pin ERR is not the affected pin. To unlock the output pin reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.</p> <p>Functionality of the overload detection of the digital output pins is limited, for details please refer to Chapter 16.3.7.</p> <p>Register <code>Err_outp</code> bit 4 to bit 0 indicate a short of a digital output pin.</p>
<p>10.5.4 High-side Buffer Capacitor Voltage Monitoring</p>	<p>10.5.4 High-side Buffer Capacitor Voltage Monitoring</p> <p>An overvoltage monitoring for the external high-side buffer capacitor guarantees gate source voltage for the external FET not higher as the destructive gate source voltage. Failure behavior and filter time is not configurable. High-side buffer overvoltage monitoring can be deactivated at configuration if diagnosis is not required. In case of overvoltage detection all output stages remain active but charge pump 2 will be deactivated. A reset via ENA is necessary for reactivation of charge pump 2. If overvoltage high-side buffer has been detected and charge pump 2 has been turned off duty cycle operation higher than 95% is not recommended and might end up in undervoltage high-side buffer detection.</p>	<p>10.5.4 High-side Buffer Capacitor Voltage Monitoring</p> <p>An overvoltage monitoring for the external high-side buffer capacitor detects too high gate source voltages for the external FET. The failure behavior and filter time are not configurable. In case of an overvoltage detection, the ERR pin is set low and the dedicated error bit in the register is set. The 2nd charge pump is deactivated and all output stages remain active. A reset via ENA is necessary for the reactivation of the 2nd charge pump. If the 2nd charge pump is deactivated, an undervoltage high-side buffer detection might occur mainly at operation with high duty cycles. The overvoltage monitoring for the external high-side buffer capacitor can be deactivated at configuration.</p>
<p>10.5.11.2 S Self-test Function for SCD</p> <p>Modification valid for TLE9180C-21QK & TLE9180C-31QK</p>	<p>Figure 29 Recommended Sequence for Self Test Short Circuit Detection Low-side</p>	

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																								
10.6 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>V_{VSUVacc2}</td> <td>-13.5</td> <td>PROG</td> <td>+13.5</td> <td>%</td> <td>4.4 V ≥ V_{VSUV} < 7.5 V</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	V _{VSUVacc2}	-13.5	PROG	+13.5	%	4.4 V ≥ V _{VSUV} < 7.5 V	P_11.6.12	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>V_{VSUVacc2}</td> <td>-13.5</td> <td>PROG</td> <td>+13.5</td> <td>%</td> <td>4.2 V ≤ V_{VSUV} < 7.5 V</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	V _{VSUVacc2}	-13.5	PROG	+13.5	%	4.2 V ≤ V _{VSUV} < 7.5 V	P_11.6.12																								
Accuracy Undervoltage Threshold Vs	V _{VSUVacc2}	-13.5	PROG	+13.5	%	4.4 V ≥ V _{VSUV} < 7.5 V	P_11.6.12																																			
Accuracy Undervoltage Threshold Vs	V _{VSUVacc2}	-13.5	PROG	+13.5	%	4.2 V ≤ V _{VSUV} < 7.5 V	P_11.6.12																																			
10.6 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs</td> <td>V_{VSROPF1}</td> <td>0.6</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁴⁾</td> <td>P_11.6.8</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs</td> <td>V_{VSROPF2}</td> <td>20</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁴⁾</td> <td>P_11.6.9</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs	V _{VSROPF1}	0.6	-	-	μs	⁴⁾	P_11.6.8	Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs	V _{VSROPF2}	20	-	-	μs	⁴⁾	P_11.6.9	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs</td> <td>t_{VSROPF1}</td> <td>0.6</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁸⁹⁾</td> <td>P_11.6.8</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs</td> <td>t_{VSROPF2}</td> <td>20</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁸⁹⁾</td> <td>P_11.6.9</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs	t _{VSROPF1}	0.6	-	-	μs	⁸⁹⁾	P_11.6.8	Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs	t _{VSROPF2}	20	-	-	μs	⁸⁹⁾	P_11.6.9								
	Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs	V _{VSROPF1}	0.6	-	-	μs	⁴⁾	P_11.6.8																																		
	Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs	V _{VSROPF2}	20	-	-	μs	⁴⁾	P_11.6.9																																		
Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs	t _{VSROPF1}	0.6	-	-	μs	⁸⁹⁾	P_11.6.8																																			
Exit Filter and Reaction Time of Reduced Operation Mode Detection at Vs	t _{VSROPF2}	20	-	-	μs	⁸⁹⁾	P_11.6.9																																			
<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>V_{VCCROPF1}</td> <td>0.6</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁴⁾</td> <td>P_11.6.78</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>V_{VCCROPF2}</td> <td>20</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁴⁾</td> <td>P_11.6.79</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	V _{VCCROPF1}	0.6	-	-	μs	⁴⁾	P_11.6.78	Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	V _{VCCROPF2}	20	-	-	μs	⁴⁾	P_11.6.79	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>t_{VCCROPF1}</td> <td>0.6</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁸⁹⁾</td> <td>P_11.6.78</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>t_{VCCROPF2}</td> <td>20</td> <td>-</td> <td>-</td> <td>μs</td> <td>⁸⁹⁾</td> <td>P_11.6.79</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	t _{VCCROPF1}	0.6	-	-	μs	⁸⁹⁾	P_11.6.78	Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	t _{VCCROPF2}	20	-	-	μs	⁸⁹⁾	P_11.6.79									
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	V _{VCCROPF1}	0.6	-	-	μs	⁴⁾	P_11.6.78																																			
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	V _{VCCROPF2}	20	-	-	μs	⁴⁾	P_11.6.79																																			
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	t _{VCCROPF1}	0.6	-	-	μs	⁸⁹⁾	P_11.6.78																																			
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	t _{VCCROPF2}	20	-	-	μs	⁸⁹⁾	P_11.6.79																																			
Temperature Read Out Accuracy	t _{Tread_f}	-25	-	+25	K	-	P_11.6.115																																			
Temperature Read Out Accuracy	T _{Tread_a}	-25	-	+25	K	-	P_11.6.115																																			
10.6 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Filter Time of SCD⁽²¹³⁾</td> <td>t_{SCDF}</td> <td>1</td> <td>PROG</td> <td>6</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.69</td> </tr> </table>	Filter Time of SCD ⁽²¹³⁾	t _{SCDF}	1	PROG	6	μs	4 steps programmable	P_11.6.69	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td rowspan="4">Filter Time of SCD^(87/88)</td> <td rowspan="4">t_{SCDF}</td> <td>0.5</td> <td rowspan="4">PROG</td> <td>2.3</td> <td rowspan="4">μs</td> <td>f_{fi_scd} = '0x0'</td> <td rowspan="4">P_11.6.69</td> </tr> <tr> <td>1.7</td> <td>3.5</td> <td>f_{fi_scd} = '0x1'</td> </tr> <tr> <td>3.4</td> <td>5.2</td> <td>f_{fi_scd} = '0x2'</td> </tr> <tr> <td>5.7</td> <td>7.5</td> <td>f_{fi_scd} = '0x3'</td> </tr> </table>	Filter Time of SCD ^(87/88)	t _{SCDF}	0.5	PROG	2.3	μs	f _{fi_scd} = '0x0'	P_11.6.69	1.7	3.5	f _{fi_scd} = '0x1'	3.4	5.2	f _{fi_scd} = '0x2'	5.7	7.5	f _{fi_scd} = '0x3'															
Filter Time of SCD ⁽²¹³⁾	t _{SCDF}	1	PROG	6	μs	4 steps programmable	P_11.6.69																																			
Filter Time of SCD ^(87/88)	t _{SCDF}	0.5	PROG	2.3	μs	f _{fi_scd} = '0x0'	P_11.6.69																																			
		1.7		3.5		f _{fi_scd} = '0x1'																																				
		3.4		5.2		f _{fi_scd} = '0x2'																																				
		5.7		7.5		f _{fi_scd} = '0x3'																																				
10.6 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>ENA Low Time Clearing Latched Errors</td> <td>t_{clear}</td> <td>2.2</td> <td>3.0⁹⁴⁾</td> <td>3.8</td> <td>μs</td> <td>ENA falling edge</td> <td>P_11.6.104</td> </tr> <tr> <td>ENA Low Time Without Clearing Latched Errors</td> <td>t_{res}</td> <td>-</td> <td>1.0²⁾</td> <td>1.3</td> <td>μs</td> <td>-</td> <td>P_11.6.105</td> </tr> <tr> <td>Return Time to Normal Operation for ARE Fault Behavior Configuration⁽²⁾</td> <td>t_{RT}</td> <td>-</td> <td>-</td> <td>1.0</td> <td>μs</td> <td>-</td> <td>P_11.6.106</td> </tr> </table>	ENA Low Time Clearing Latched Errors	t _{clear}	2.2	3.0 ⁹⁴⁾	3.8	μs	ENA falling edge	P_11.6.104	ENA Low Time Without Clearing Latched Errors	t _{res}	-	1.0 ²⁾	1.3	μs	-	P_11.6.105	Return Time to Normal Operation for ARE Fault Behavior Configuration ⁽²⁾	t _{RT}	-	-	1.0	μs	-	P_11.6.106	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>ENA Low Time Threshold for Clearing Latched Errors</td> <td>t_{clear}</td> <td>2.2</td> <td>3.0</td> <td>3.8</td> <td>μs</td> <td>ENA falling edge</td> <td>P_11.6.104</td> </tr> <tr> <td>Return Time to Normal Operation for ARE Fault Behavior Configuration⁽⁸⁷⁾</td> <td>t_{RT}</td> <td>-</td> <td>-</td> <td>1.0</td> <td>μs</td> <td>-</td> <td>P_11.6.106</td> </tr> </table>	ENA Low Time Threshold for Clearing Latched Errors	t _{clear}	2.2	3.0	3.8	μs	ENA falling edge	P_11.6.104	Return Time to Normal Operation for ARE Fault Behavior Configuration ⁽⁸⁷⁾	t _{RT}	-	-	1.0	μs	-	P_11.6.106
ENA Low Time Clearing Latched Errors	t _{clear}	2.2	3.0 ⁹⁴⁾	3.8	μs	ENA falling edge	P_11.6.104																																			
ENA Low Time Without Clearing Latched Errors	t _{res}	-	1.0 ²⁾	1.3	μs	-	P_11.6.105																																			
Return Time to Normal Operation for ARE Fault Behavior Configuration ⁽²⁾	t _{RT}	-	-	1.0	μs	-	P_11.6.106																																			
ENA Low Time Threshold for Clearing Latched Errors	t _{clear}	2.2	3.0	3.8	μs	ENA falling edge	P_11.6.104																																			
Return Time to Normal Operation for ARE Fault Behavior Configuration ⁽⁸⁷⁾	t _{RT}	-	-	1.0	μs	-	P_11.6.106																																			

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																																																																																																																																																																																																																								
10.6 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td>Overvoltage Detection and Shutdown Filter Time Range $V_S^{2(3)}$</td> <td>t_{OVVS}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.5</td> </tr> <tr> <td>Undervoltage Filter Time Range $V_S^{2(3)}$</td> <td>t_{UVVsr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.14</td> </tr> <tr> <td>Overvoltage Detection and Shutdown Filter Time Range VDHP²⁽³⁾</td> <td>t_{OVVDHr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.19</td> </tr> <tr> <td>Undervoltage Filter Time Range VDHP²⁽³⁾</td> <td>t_{UVVDHr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.29</td> </tr> <tr> <td>Undervoltage Detection and Shutdown Filter Time Range CB²⁽³⁾</td> <td>t_{UVCBr}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.43</td> </tr> <tr> <td>Undervoltage Detection Filter Time BHx-SHx²⁽³⁾</td> <td>t_{UVBS}</td> <td>1</td> <td>–</td> <td>10</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.52</td> </tr> <tr> <td>Filter Time of SCD²⁽³⁾</td> <td>t_{SCDf}</td> <td>1</td> <td>PROG</td> <td>6</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.69</td> </tr> <tr> <td>VCC Filter Time²⁽³⁾</td> <td>t_{VCCf}</td> <td>10</td> <td>–</td> <td>100</td> <td>μs</td> <td>4 steps programmable</td> <td>P_11.6.85</td> </tr> </table>	Overvoltage Detection and Shutdown Filter Time Range $V_S^{2(3)}$	t_{OVVS}	10	–	100	μs	4 steps programmable	P_11.6.5	Undervoltage Filter Time Range $V_S^{2(3)}$	t_{UVVsr}	10	–	100	μs	4 steps programmable	P_11.6.14	Overvoltage Detection and Shutdown Filter Time Range VDHP ²⁽³⁾	t_{OVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.19	Undervoltage Filter Time Range VDHP ²⁽³⁾	t_{UVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.29	Undervoltage Detection and Shutdown Filter Time Range CB ²⁽³⁾	t_{UVCBr}	10	–	100	μs	4 steps programmable	P_11.6.43	Undervoltage Detection Filter Time BHx-SHx ²⁽³⁾	t_{UVBS}	1	–	10	μs	4 steps programmable	P_11.6.52	Filter Time of SCD ²⁽³⁾	t_{SCDf}	1	PROG	6	μs	4 steps programmable	P_11.6.69	VCC Filter Time ²⁽³⁾	t_{VCCf}	10	–	100	μs	4 steps programmable	P_11.6.85	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions</p> <table border="1"> <tr> <td rowspan="4">Overvoltage Detection and Shutdown Filter Time Range $V_S^{87(88)}$</td> <td rowspan="4">t_{OVVS}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{_ov_vs} = '0x0'$</td> <td rowspan="4">P_11.6.5</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{_ov_vs} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{_ov_vs} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{_ov_vs} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Filter Time Range $V_S^{87(88)}$</td> <td rowspan="4">t_{UVVsr}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{_uv_vs} = '0x0'$</td> <td rowspan="4">P_11.6.14</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{_uv_vs} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{_uv_vs} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{_uv_vs} = '0x3'$</td> </tr> <tr> <td rowspan="4">Overvoltage Detection and Shutdown Filter Time Range VDHP⁸⁷⁽⁸⁸⁾</td> <td rowspan="4">t_{OVVDHr}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{_ov_vdh} = '0x0'$</td> <td rowspan="4">P_11.6.19</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{_ov_vdh} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{_ov_vdh} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{_ov_vdh} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Filter Time Range VDHP⁸⁷⁽⁸⁸⁾</td> <td rowspan="4">t_{UVVDHr}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{_uv_vdh} = '0x0'$</td> <td rowspan="4">P_11.6.29</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{_uv_vdh} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{_uv_vdh} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{_uv_vdh} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Detection and Shutdown Filter Time Range CB⁸⁷⁽⁸⁸⁾</td> <td rowspan="4">t_{UVCBr}</td> <td>8</td> <td>–</td> <td>13</td> <td>μs</td> <td>$f_{_uv_cb} = '0x0'$</td> <td rowspan="4">P_11.6.43</td> </tr> <tr> <td>20</td> <td></td> <td>25</td> <td></td> <td>$f_{_uv_cb} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>53</td> <td></td> <td>$f_{_uv_cb} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>101</td> <td></td> <td>$f_{_uv_cb} = '0x3'$</td> </tr> <tr> <td rowspan="4">Undervoltage Detection Filter Time BHx-SHx⁸⁷⁽⁸⁸⁾</td> <td rowspan="4">t_{UVBS}</td> <td>0.8</td> <td>–</td> <td>1.8</td> <td>μs</td> <td>$f_{_uv_bs} = '0x0'$</td> <td rowspan="4">P_11.6.52</td> </tr> <tr> <td>2.8</td> <td></td> <td>3.8</td> <td></td> <td>$f_{_uv_bs} = '0x1'$</td> </tr> <tr> <td>4.8</td> <td></td> <td>5.8</td> <td></td> <td>$f_{_uv_bs} = '0x2'$</td> </tr> <tr> <td>9.8</td> <td></td> <td>10.8</td> <td></td> <td>$f_{_uv_bs} = '0x3'$</td> </tr> <tr> <td rowspan="4">Filter Time of SCD⁸⁷⁽⁸⁸⁾</td> <td rowspan="4">t_{SCDf}</td> <td>0.5</td> <td>PROG</td> <td>2.3</td> <td>μs</td> <td>$f_{_fi_scd} = '0x0'$</td> <td rowspan="4">P_11.6.69</td> </tr> <tr> <td>1.7</td> <td></td> <td>3.5</td> <td></td> <td>$f_{_fi_scd} = '0x1'$</td> </tr> <tr> <td>3.4</td> <td></td> <td>5.2</td> <td></td> <td>$f_{_fi_scd} = '0x2'$</td> </tr> <tr> <td>5.7</td> <td></td> <td>7.5</td> <td></td> <td>$f_{_fi_scd} = '0x3'$</td> </tr> <tr> <td rowspan="4">VCC Filter Time⁸⁷⁽⁸⁸⁾</td> <td rowspan="4">t_{VCCf}</td> <td>8</td> <td>–</td> <td>17</td> <td>μs</td> <td>$f_{_uv_vcc} = '0x0'$</td> <td rowspan="4">P_11.6.85</td> </tr> <tr> <td>24</td> <td></td> <td>33</td> <td></td> <td>$f_{_uv_vcc} = '0x1'$</td> </tr> <tr> <td>48</td> <td></td> <td>57</td> <td></td> <td>$f_{_uv_vcc} = '0x2'$</td> </tr> <tr> <td>96</td> <td></td> <td>105</td> <td></td> <td>$f_{_uv_vcc} = '0x3'$</td> </tr> </table>	Overvoltage Detection and Shutdown Filter Time Range $V_S^{87(88)}$	t_{OVVS}	8	–	17	μs	$f_{_ov_vs} = '0x0'$	P_11.6.5	24		33		$f_{_ov_vs} = '0x1'$	48		57		$f_{_ov_vs} = '0x2'$	96		105		$f_{_ov_vs} = '0x3'$	Undervoltage Filter Time Range $V_S^{87(88)}$	t_{UVVsr}	8	–	17	μs	$f_{_uv_vs} = '0x0'$	P_11.6.14	24		33		$f_{_uv_vs} = '0x1'$	48		57		$f_{_uv_vs} = '0x2'$	96		105		$f_{_uv_vs} = '0x3'$	Overvoltage Detection and Shutdown Filter Time Range VDHP ⁸⁷⁽⁸⁸⁾	t_{OVVDHr}	8	–	17	μs	$f_{_ov_vdh} = '0x0'$	P_11.6.19	24		33		$f_{_ov_vdh} = '0x1'$	48		57		$f_{_ov_vdh} = '0x2'$	96		105		$f_{_ov_vdh} = '0x3'$	Undervoltage Filter Time Range VDHP ⁸⁷⁽⁸⁸⁾	t_{UVVDHr}	8	–	17	μs	$f_{_uv_vdh} = '0x0'$	P_11.6.29	24		33		$f_{_uv_vdh} = '0x1'$	48		57		$f_{_uv_vdh} = '0x2'$	96		105		$f_{_uv_vdh} = '0x3'$	Undervoltage Detection and Shutdown Filter Time Range CB ⁸⁷⁽⁸⁸⁾	t_{UVCBr}	8	–	13	μs	$f_{_uv_cb} = '0x0'$	P_11.6.43	20		25		$f_{_uv_cb} = '0x1'$	48		53		$f_{_uv_cb} = '0x2'$	96		101		$f_{_uv_cb} = '0x3'$	Undervoltage Detection Filter Time BHx-SHx ⁸⁷⁽⁸⁸⁾	t_{UVBS}	0.8	–	1.8	μs	$f_{_uv_bs} = '0x0'$	P_11.6.52	2.8		3.8		$f_{_uv_bs} = '0x1'$	4.8		5.8		$f_{_uv_bs} = '0x2'$	9.8		10.8		$f_{_uv_bs} = '0x3'$	Filter Time of SCD ⁸⁷⁽⁸⁸⁾	t_{SCDf}	0.5	PROG	2.3	μs	$f_{_fi_scd} = '0x0'$	P_11.6.69	1.7		3.5		$f_{_fi_scd} = '0x1'$	3.4		5.2		$f_{_fi_scd} = '0x2'$	5.7		7.5		$f_{_fi_scd} = '0x3'$	VCC Filter Time ⁸⁷⁽⁸⁸⁾	t_{VCCf}	8	–	17	μs	$f_{_uv_vcc} = '0x0'$	P_11.6.85	24		33		$f_{_uv_vcc} = '0x1'$	48		57		$f_{_uv_vcc} = '0x2'$	96		105		$f_{_uv_vcc} = '0x3'$
	Overvoltage Detection and Shutdown Filter Time Range $V_S^{2(3)}$	t_{OVVS}	10	–	100	μs	4 steps programmable	P_11.6.5																																																																																																																																																																																																																																																		
	Undervoltage Filter Time Range $V_S^{2(3)}$	t_{UVVsr}	10	–	100	μs	4 steps programmable	P_11.6.14																																																																																																																																																																																																																																																		
	Overvoltage Detection and Shutdown Filter Time Range VDHP ²⁽³⁾	t_{OVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.19																																																																																																																																																																																																																																																		
	Undervoltage Filter Time Range VDHP ²⁽³⁾	t_{UVVDHr}	10	–	100	μs	4 steps programmable	P_11.6.29																																																																																																																																																																																																																																																		
	Undervoltage Detection and Shutdown Filter Time Range CB ²⁽³⁾	t_{UVCBr}	10	–	100	μs	4 steps programmable	P_11.6.43																																																																																																																																																																																																																																																		
	Undervoltage Detection Filter Time BHx-SHx ²⁽³⁾	t_{UVBS}	1	–	10	μs	4 steps programmable	P_11.6.52																																																																																																																																																																																																																																																		
	Filter Time of SCD ²⁽³⁾	t_{SCDf}	1	PROG	6	μs	4 steps programmable	P_11.6.69																																																																																																																																																																																																																																																		
	VCC Filter Time ²⁽³⁾	t_{VCCf}	10	–	100	μs	4 steps programmable	P_11.6.85																																																																																																																																																																																																																																																		
	Overvoltage Detection and Shutdown Filter Time Range $V_S^{87(88)}$	t_{OVVS}	8	–	17	μs	$f_{_ov_vs} = '0x0'$	P_11.6.5																																																																																																																																																																																																																																																		
24				33		$f_{_ov_vs} = '0x1'$																																																																																																																																																																																																																																																				
48				57		$f_{_ov_vs} = '0x2'$																																																																																																																																																																																																																																																				
96				105		$f_{_ov_vs} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Filter Time Range $V_S^{87(88)}$	t_{UVVsr}	8	–	17	μs	$f_{_uv_vs} = '0x0'$	P_11.6.14																																																																																																																																																																																																																																																			
		24		33		$f_{_uv_vs} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{_uv_vs} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{_uv_vs} = '0x3'$																																																																																																																																																																																																																																																				
Overvoltage Detection and Shutdown Filter Time Range VDHP ⁸⁷⁽⁸⁸⁾	t_{OVVDHr}	8	–	17	μs	$f_{_ov_vdh} = '0x0'$	P_11.6.19																																																																																																																																																																																																																																																			
		24		33		$f_{_ov_vdh} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{_ov_vdh} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{_ov_vdh} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Filter Time Range VDHP ⁸⁷⁽⁸⁸⁾	t_{UVVDHr}	8	–	17	μs	$f_{_uv_vdh} = '0x0'$	P_11.6.29																																																																																																																																																																																																																																																			
		24		33		$f_{_uv_vdh} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{_uv_vdh} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{_uv_vdh} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Detection and Shutdown Filter Time Range CB ⁸⁷⁽⁸⁸⁾	t_{UVCBr}	8	–	13	μs	$f_{_uv_cb} = '0x0'$	P_11.6.43																																																																																																																																																																																																																																																			
		20		25		$f_{_uv_cb} = '0x1'$																																																																																																																																																																																																																																																				
		48		53		$f_{_uv_cb} = '0x2'$																																																																																																																																																																																																																																																				
		96		101		$f_{_uv_cb} = '0x3'$																																																																																																																																																																																																																																																				
Undervoltage Detection Filter Time BHx-SHx ⁸⁷⁽⁸⁸⁾	t_{UVBS}	0.8	–	1.8	μs	$f_{_uv_bs} = '0x0'$	P_11.6.52																																																																																																																																																																																																																																																			
		2.8		3.8		$f_{_uv_bs} = '0x1'$																																																																																																																																																																																																																																																				
		4.8		5.8		$f_{_uv_bs} = '0x2'$																																																																																																																																																																																																																																																				
		9.8		10.8		$f_{_uv_bs} = '0x3'$																																																																																																																																																																																																																																																				
Filter Time of SCD ⁸⁷⁽⁸⁸⁾	t_{SCDf}	0.5	PROG	2.3	μs	$f_{_fi_scd} = '0x0'$	P_11.6.69																																																																																																																																																																																																																																																			
		1.7		3.5		$f_{_fi_scd} = '0x1'$																																																																																																																																																																																																																																																				
		3.4		5.2		$f_{_fi_scd} = '0x2'$																																																																																																																																																																																																																																																				
		5.7		7.5		$f_{_fi_scd} = '0x3'$																																																																																																																																																																																																																																																				
VCC Filter Time ⁸⁷⁽⁸⁸⁾	t_{VCCf}	8	–	17	μs	$f_{_uv_vcc} = '0x0'$	P_11.6.85																																																																																																																																																																																																																																																			
		24		33		$f_{_uv_vcc} = '0x1'$																																																																																																																																																																																																																																																				
		48		57		$f_{_uv_vcc} = '0x2'$																																																																																																																																																																																																																																																				
		96		105		$f_{_uv_vcc} = '0x3'$																																																																																																																																																																																																																																																				

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Programmable Dead Time Range</td> <td>t_{DTr}</td> <td>107</td> <td>-</td> <td>5998</td> <td>ns</td> <td>166 steps programmable</td> <td>P_9.4.30</td> </tr> </table>	Programmable Dead Time Range	t_{DTr}	107	-	5998	ns	166 steps programmable	P_9.4.30	<p>Table 12 Electrical Characteristics MOSFET drivers (cont'd)</p> <table border="1"> <tr> <td>Programmable Dead Time Range⁵⁷⁾</td> <td>t_{DTr}</td> <td>107</td> <td>-</td> <td>5998</td> <td>ns</td> <td>166 steps programmable</td> <td>P_9.4.30</td> </tr> </table> <p>⁵⁷⁾ Dead time can additionally take up to one internal clock cycle for synchronization</p>	Programmable Dead Time Range ⁵⁷⁾	t_{DTr}	107	-	5998	ns	166 steps programmable	P_9.4.30																
Programmable Dead Time Range	t_{DTr}	107	-	5998	ns	166 steps programmable	P_9.4.30																											
Programmable Dead Time Range ⁵⁷⁾	t_{DTr}	107	-	5998	ns	166 steps programmable	P_9.4.30																											
10.5 Electrical Characteristics Protection and Diagnostic Functions Modification valid for: TLE9180C-21QK & TLE9180C-31QK	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>VCC Read Out</p> <table border="1"> <tr> <td>Voltage Detection Range</td> <td>V_{ADCr}</td> <td>0</td> <td>-</td> <td>5.554</td> <td>V</td> <td>0 to FFh</td> <td>P_11.6.86</td> </tr> </table>	Voltage Detection Range	V_{ADCr}	0	-	5.554	V	0 to FFh	P_11.6.86	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>VCC Read Out</p> <table border="1"> <tr> <td>Voltage Detection Range</td> <td>V_{ADCr}</td> <td>0</td> <td>-</td> <td>5.55</td> <td>V</td> <td>0 to FFh</td> <td>P_11.6.86</td> </tr> </table>	Voltage Detection Range	V_{ADCr}	0	-	5.55	V	0 to FFh	P_11.6.86																
Voltage Detection Range	V_{ADCr}	0	-	5.554	V	0 to FFh	P_11.6.86																											
Voltage Detection Range	V_{ADCr}	0	-	5.55	V	0 to FFh	P_11.6.86																											
10.6 Electrical Characteristics Protection and Diagnostic Functions	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <p>Digital Driving Path Monitoring</p> <table border="1"> <tr> <td>Digital Driving Path Monitoring Filter Time²³⁾</td> <td>t_{STDTf}</td> <td>-</td> <td>500</td> <td>-</td> <td>ns</td> <td>-</td> <td>P_11.6.92</td> </tr> <tr> <td>Input Pattern Violation Filter and Reaction Time²⁾</td> <td>t_{STDTf}</td> <td>-</td> <td>750</td> <td>-</td> <td>ns</td> <td>-</td> <td>P_11.6.93</td> </tr> </table>	Digital Driving Path Monitoring Filter Time ²³⁾	t_{STDTf}	-	500	-	ns	-	P_11.6.92	Input Pattern Violation Filter and Reaction Time ²⁾	t_{STDTf}	-	750	-	ns	-	P_11.6.93	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Digital Driving Path Monitoring Filter Time^{87/88)}</td> <td>t_{STDTf1}</td> <td>-</td> <td>500</td> <td>-</td> <td>ns</td> <td>-</td> <td>P_11.6.92</td> </tr> <tr> <td>Input Pattern Violation Filter and Reaction Time⁸⁷⁾</td> <td>t_{STDTf3}</td> <td>-</td> <td>750</td> <td>-</td> <td>ns</td> <td>-</td> <td>P_11.6.93</td> </tr> </table>	Digital Driving Path Monitoring Filter Time ^{87/88)}	t_{STDTf1}	-	500	-	ns	-	P_11.6.92	Input Pattern Violation Filter and Reaction Time ⁸⁷⁾	t_{STDTf3}	-	750	-	ns	-	P_11.6.93
Digital Driving Path Monitoring Filter Time ²³⁾	t_{STDTf}	-	500	-	ns	-	P_11.6.92																											
Input Pattern Violation Filter and Reaction Time ²⁾	t_{STDTf}	-	750	-	ns	-	P_11.6.93																											
Digital Driving Path Monitoring Filter Time ^{87/88)}	t_{STDTf1}	-	500	-	ns	-	P_11.6.92																											
Input Pattern Violation Filter and Reaction Time ⁸⁷⁾	t_{STDTf3}	-	750	-	ns	-	P_11.6.93																											
10.5.8.2 Temperature Read Out	<p>10.5.8.2 Temperature Read Out</p> <p>The absolute temperature can be read in the related SPI register in steps of 5.8 Kelvin per LSB.</p> <p>Six sensors are integrated monitoring all output stages. So the temperature of every output stage can be read out. The signal is filtered with a moving average filter. After transition from configuration mode to normal operation mode it is required to wait 1 ms before first temperature readout will be performed. A significant higher temperature at one output stage with a regular PWM pattern applied will indicate some irregularities at the affected output stage, either internally or caused by external circuit. The six temperature sensors are independent to the sensor used for temperature detection and shutdown.</p> <p>Measurement results are stored in the registers called temp_ls1, temp_ls2, temp_ls3, temp_hs1, temp_hs2 and temp_hs3.</p>	<p>10.5.8.2 Temperature Read Out</p> <p>The absolute temperature can be read in the related SPI register in steps of T_{read_step} per LSB.</p> <p>Six sensors are integrated monitoring all output stages. So the temperature of every output stage can be read out. The signal is filtered with a moving average filter. After transition from configuration mode to normal operation mode it is required to wait 1 ms before first temperature readout will be performed. A significant higher temperature at one output stage with a regular PWM pattern applied will indicate some irregularities at the affected output stage, either internally or caused by external circuit. The six temperature sensors are independent to the sensor used for temperature detection and shutdown.</p> <p>Measurement results are stored in the registers called temp_ls1, temp_ls2, temp_ls3, temp_hs1, temp_hs2 and temp_hs3.</p>																																
11.2 Electrical Parameter Phase Feedback	<p>Table 55 Electrical Characteristics - Phase Feedback</p> <table border="1"> <tr> <td rowspan="2">Propagation Delay Time</td> <td rowspan="2">t_{PDfb}</td> <td rowspan="2">-</td> <td>60</td> <td>100</td> <td rowspan="2">ns</td> <td rowspan="2">50%/50% selected 80%/25% selected</td> <td rowspan="2">P_12.2.6</td> </tr> <tr> <td>70</td> <td>100</td> </tr> </table>	Propagation Delay Time	t_{PDfb}	-	60	100	ns	50%/50% selected 80%/25% selected	P_12.2.6	70	100	<p>Table 55 Electrical Characteristics - Phase Feedback</p> <table border="1"> <tr> <td rowspan="2">Propagation Delay Time</td> <td rowspan="2">t_{PDfb}</td> <td rowspan="2">-</td> <td>60</td> <td>110</td> <td rowspan="2">ns</td> <td rowspan="2">50%/50% selected 80%/25% selected</td> <td rowspan="2">P_12.2.6</td> </tr> <tr> <td>70</td> <td>110</td> </tr> </table>	Propagation Delay Time	t_{PDfb}	-	60	110	ns	50%/50% selected 80%/25% selected	P_12.2.6	70	110												
Propagation Delay Time	t_{PDfb}				-	60				100	ns	50%/50% selected 80%/25% selected				P_12.2.6																		
		70	100																															
Propagation Delay Time	t_{PDfb}	-	60	110	ns	50%/50% selected 80%/25% selected	P_12.2.6																											
			70	110																														

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10
<p>13 Operation Modes</p>	<p>Figure 33 Overview of Digital Operation Modes</p>	<p>Figure 33 Overview of Digital Operation Modes</p>
<p>13.2.1 SPI Status Flags:</p> <p><u>Modification valid only for:</u> <u>TLE9180C-20QK</u></p>	<p>SPI Status Flag Error, Warning and Special Event</p> <p>The SPI status flags Error, Warning or Special Event in a transmitted frame (MISO) indicate the status of the device according to the current register value. If the fault is not present anymore and the indicated fault is cleared by a read command (MOSI) of a register 0x41 to 0x4D (except register 0x4A) the fault is not visible in the SPI status flags. In this case the error information can only be seen once in the detailed error bit of the transmitted error register (transmitted data of error-register 0x41 to 0x4D (except register 0x4A)). It can only be detected by the SPI status flags of the previous transmitted SPI frame (MISO), if the fault was already present at that time. The bits 2, 5 and 6 of the register 0x4A, for details see Table 53 set the SPI status flags only once and it is cleared after the next valid SPI frame automatically. For details please contact Infineon.</p>	<p>SPI Status Flag Error, Warning and Special Event</p> <p>The SPI status flags Error, Warning or Special Event in a transmitted frame (MISO) indicate the status of the device according to the current register value. If the fault is not present anymore and the indicated fault is cleared by a read command (MOSI) of a register 0x41 to 0x4D (except register 0x4A) the fault is not visible in the SPI status flags. In this case the error information can only be seen once in the detailed error bit of the transmitted error register (transmitted data of error-register 0x41 to 0x4D (except register 0x4A)). It can only be detected by the SPI status flags of the previous transmitted SPI frame (MISO), if the fault was already present at that time. The bits 5 and 6 of the register 0x4A, for details see Table 53 set the SPI status flags only once and it is cleared after the next valid SPI frame automatically. For details please contact Infineon.</p>
<p>13.3 Sleep Mode</p>	<p>13.3 Sleep Mode</p> <p>If the $\overline{\text{INH}}$ pin is set to low the driver will be set into sleep mode. First the $\overline{\text{INH}}$ pin switches off the external FETs actively with the output stages and afterwards the complete power supply structure of the device. If the charge pump and high-side buffer capacitors are discharged the gate of the external FET will be clamped to its source with an internal passive clamping circuit. Once set to sleep mode the TLE9180C-21QK has to be reconfigured.</p>	<p>13.3 Sleep Mode</p> <p>If the $\overline{\text{INH}}$ pin is set to low, the internal power down sequence will be initiated. After detection of the low transition changes at the $\overline{\text{INH}}$ pin will be ignored until the sleep mode has been reached. The gate driver IC will enter sleep mode after undervoltage shutdown at pin CB has been detected. First the $\overline{\text{INH}}$ pin switches off the external FETs actively with the output stages. The undervoltage shutdown at pin CB will be checked after the internal blocks – output stages, OPAMPs, internal 5V voltage regulator, charge pumps, PFB blocks, output stages logic blocks and SCD blocks – are switched off. Afterwards the remaining clocks, the VCC supervision, all digital pads, the temperature sensors and the HV ADC will be deactivated. Then the digital core will be reset and the internal 3.3V and 1.5V regulators will be deactivated. If the charge pump and high-side buffer capacitors are discharged the gate of the external FET will be clamped to its source with an internal passive clamping circuit. Once set to sleep mode, the TLE9180C-21QK has to be reconfigured.</p>

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																																																												
14.1.1.13 Short Circuit Detection & Signal Path Supervision Failure Modes Modification done in: TLE9180C-20QK	<table border="1"> <tr> <td>fm_osfb</td> <td>3:2</td> <td>rmw</td> <td> Output Stage Feedback Failure Behavior 11_B , LE - Latched Error 10_B , ARE - Auto Restart Error 01_B , ERR - Error 00_B , W - Warning (default) </td> </tr> </table>	fm_osfb	3:2	rmw	Output Stage Feedback Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)	<table border="1"> <tr> <td>fm_osfb</td> <td>3:2</td> <td>none</td> <td> fixed bit field for TLE9180 basic 00_B , fixed value for TLE9180 basic </td> </tr> </table>	fm_osfb	3:2	none	fixed bit field for TLE9180 basic 00 _B , fixed value for TLE9180 basic																																																																				
fm_osfb	3:2	rmw	Output Stage Feedback Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)																																																																											
fm_osfb	3:2	none	fixed bit field for TLE9180 basic 00 _B , fixed value for TLE9180 basic																																																																											
15.1.4.8 Short Circuit Errors	<table border="1"> <tr> <td>Err_scd</td> <td>Offset</td> <td>Reset Value</td> </tr> <tr> <td>Short Circuit Errors</td> <td>47_H</td> <td>00_H</td> </tr> </table> <table border="1"> <thead> <tr> <th>Field</th> <th>Bits</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>err_scd_hs1</td> <td>7</td> <td>rc</td> <td> Short Circuit Detection at High-side 1 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_hs2</td> <td>6</td> <td>rc</td> <td> Short Circuit at High-side 2 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_hs3</td> <td>5</td> <td>rc</td> <td> Short Circuit at High-side 3 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_ls1</td> <td>4</td> <td>rc</td> <td> Short Circuit at Low-side 1 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_ls2</td> <td>3</td> <td>rc</td> <td> Short Circuit at Low-side 2 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_ls3</td> <td>2</td> <td>rc</td> <td> Short Circuit at Low-side 3 1_B , Error set 0_B , No error </td> </tr> <tr> <td>Res</td> <td>1:0</td> <td>none</td> <td> Reserved 00_B , default value. do not change. </td> </tr> </tbody> </table>	Err_scd	Offset	Reset Value	Short Circuit Errors	47 _H	00 _H	Field	Bits	Type	Description	err_scd_hs1	7	rc	Short Circuit Detection at High-side 1 1 _B , Error set 0 _B , No error	err_scd_hs2	6	rc	Short Circuit at High-side 2 1 _B , Error set 0 _B , No error	err_scd_hs3	5	rc	Short Circuit at High-side 3 1 _B , Error set 0 _B , No error	err_scd_ls1	4	rc	Short Circuit at Low-side 1 1 _B , Error set 0 _B , No error	err_scd_ls2	3	rc	Short Circuit at Low-side 2 1 _B , Error set 0 _B , No error	err_scd_ls3	2	rc	Short Circuit at Low-side 3 1 _B , Error set 0 _B , No error	Res	1:0	none	Reserved 00 _B , default value. do not change.	<table border="1"> <tr> <td>Err_scd</td> <td>Offset</td> <td>Reset Value</td> </tr> <tr> <td>Short Circuit Errors</td> <td>47_H</td> <td>00_H</td> </tr> </table> <table border="1"> <thead> <tr> <th>Field</th> <th>Bits</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>err_scd_hs1</td> <td>7</td> <td>rc</td> <td> Short Circuit Detection at High-side 1 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_hs2</td> <td>6</td> <td>rc</td> <td> Short Circuit Detection at High-side 2 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_hs3</td> <td>5</td> <td>rc</td> <td> Short Circuit Detection at High-side 3 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_ls1</td> <td>4</td> <td>rc</td> <td> Short Circuit Detection at Low-side 1 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_ls2</td> <td>3</td> <td>rc</td> <td> Short Circuit Detection at Low-side 2 1_B , Error set 0_B , No error </td> </tr> <tr> <td>err_scd_ls3</td> <td>2</td> <td>rc</td> <td> Short Circuit Detection at Low-side 3 1_B , Error set 0_B , No error </td> </tr> <tr> <td>Res</td> <td>1:0</td> <td>none</td> <td> Reserved 00_B , default value. do not change. </td> </tr> </tbody> </table>	Err_scd	Offset	Reset Value	Short Circuit Errors	47 _H	00 _H	Field	Bits	Type	Description	err_scd_hs1	7	rc	Short Circuit Detection at High-side 1 1 _B , Error set 0 _B , No error	err_scd_hs2	6	rc	Short Circuit Detection at High-side 2 1 _B , Error set 0 _B , No error	err_scd_hs3	5	rc	Short Circuit Detection at High-side 3 1 _B , Error set 0 _B , No error	err_scd_ls1	4	rc	Short Circuit Detection at Low-side 1 1 _B , Error set 0 _B , No error	err_scd_ls2	3	rc	Short Circuit Detection at Low-side 2 1 _B , Error set 0 _B , No error	err_scd_ls3	2	rc	Short Circuit Detection at Low-side 3 1 _B , Error set 0 _B , No error	Res	1:0	none	Reserved 00 _B , default value. do not change.
Err_scd	Offset	Reset Value																																																																												
Short Circuit Errors	47 _H	00 _H																																																																												
Field	Bits	Type	Description																																																																											
err_scd_hs1	7	rc	Short Circuit Detection at High-side 1 1 _B , Error set 0 _B , No error																																																																											
err_scd_hs2	6	rc	Short Circuit at High-side 2 1 _B , Error set 0 _B , No error																																																																											
err_scd_hs3	5	rc	Short Circuit at High-side 3 1 _B , Error set 0 _B , No error																																																																											
err_scd_ls1	4	rc	Short Circuit at Low-side 1 1 _B , Error set 0 _B , No error																																																																											
err_scd_ls2	3	rc	Short Circuit at Low-side 2 1 _B , Error set 0 _B , No error																																																																											
err_scd_ls3	2	rc	Short Circuit at Low-side 3 1 _B , Error set 0 _B , No error																																																																											
Res	1:0	none	Reserved 00 _B , default value. do not change.																																																																											
Err_scd	Offset	Reset Value																																																																												
Short Circuit Errors	47 _H	00 _H																																																																												
Field	Bits	Type	Description																																																																											
err_scd_hs1	7	rc	Short Circuit Detection at High-side 1 1 _B , Error set 0 _B , No error																																																																											
err_scd_hs2	6	rc	Short Circuit Detection at High-side 2 1 _B , Error set 0 _B , No error																																																																											
err_scd_hs3	5	rc	Short Circuit Detection at High-side 3 1 _B , Error set 0 _B , No error																																																																											
err_scd_ls1	4	rc	Short Circuit Detection at Low-side 1 1 _B , Error set 0 _B , No error																																																																											
err_scd_ls2	3	rc	Short Circuit Detection at Low-side 2 1 _B , Error set 0 _B , No error																																																																											
err_scd_ls3	2	rc	Short Circuit Detection at Low-side 3 1 _B , Error set 0 _B , No error																																																																											
Res	1:0	none	Reserved 00 _B , default value. do not change.																																																																											
16 Application Information	<p>Figure 38 Simplified Application Circuit</p>	<p>Figure 38 Simplified Application Circuit</p>																																																																												

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10
16.1 Layout Guide Lines	<p>Application Information</p> <ul style="list-style-type: none"> Additional R-C snubber circuits (R and C in series) can be placed to attenuate/suppress oscillations during switching of the MOSFETs, there may be one or two snubber circuits per half bridge, R (several Ohm) and C (several nF) must be low inductive in terms of routing and packaging (ceramic capacitors) The exposed pad on the backside of the package is recommended to connect to GND VDHP has to be connected and referenced to a common point of the drains of the high-side MOSFETs For further information you may contact http://www.infineon.com/ 	<ul style="list-style-type: none"> Additional R-C snubber circuits (R and C in series) can be placed to attenuate/suppress oscillations during switching of the MOSFETs, there may be one or two snubber circuits per half bridge, R (several Ohm) and C (several nF) must be low inductive in terms of routing and packaging (ceramic capacitors) The exposed pad on the backside of the package is recommended to connect to GND The ground pins GND, CP_GND, A_GND have to be connected together to the PCB GND closely to the chip VDHP has to be connected and referenced to a common point of the drains of the high-side MOSFETs For further information you may contact http://www.infineon.com/
16.2.1 Additional Components	<p>³⁾ D2 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin V_s. Voltage drops at pin Vs in the range from 13V down to 6V shall not be shorter than 100µs. In the case of faster slew rates an input filter is required. For details please contact Infineon.</p> <p>⁴⁾ D4 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after CB capacitor has been shorted to GND.</p>	<p>³⁾ D2 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin Vs with a slew rate ≥ 6V/100µs. D2 is not required with sufficient input filtering at the Vs pin.</p> <p>⁴⁾ D4 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data.</p>
16.2.1 Additional Components	<p>⁸⁾ D3 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin Vs. The effect can be avoided with sufficient input filtering with C_{vs} and (R_{vs} or D1).</p>	<p>⁸⁾ D3 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin Vs with a slew rate ≥ 6V/100µs. D3 is not required with sufficient filtering at the Vs pin. In case D3 is not used a 100 kΩ pull down to GND at CL1 shall be placed.</p>
16.3.2 Cross Talk of Automatic Recharging Circuits	<p>16.3.2 Quiescent Current Consumption at Pin Vs Please refer to Table 10. After pulling $\overline{\text{INH}}$ to low the quiescent current can be up to 20 µA at pin Vs for a short period of time. The effect is strongly temperature dependent. Under hot conditions the decay time is in the range of seconds, at ambient conditions in the range of minutes and at cold up to 1h.</p> <p>16.3.3 Cross Talk of Automatic Recharging Circuits Please refer to Chapter 7.3 and Chapter 8.4. Cross talk of the high-side buffer recharging circuit of phase 2 and phase 3 to phase 1 has been identified. This might lead to a higher high-side buffer supply capacitor voltage between pins BH1 to SH1. Higher gate voltages for high-side FET 1 has been observed. Gate source voltage of 15 V will not be exceeded.</p> <p>16.3.4 Minimum Input Pulses at Pins $\overline{\text{IHx}}$ and ILx</p>	<p>16.3.2 Quiescent Current Consumption at Pin Vs Please refer to Table 10. After pulling $\overline{\text{INH}}$ to low the quiescent current can be up to 20 µA at pin Vs for a short period of time. The effect is strongly temperature dependent. Under hot conditions the decay time is in the range of seconds, at ambient conditions in the range of minutes and at cold up to 1h.</p> <p>16.3.3 Minimum Input Pulses at Pins $\overline{\text{IHx}}$ and ILx Please refer to Chapter 8.4.</p>

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10																																
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers</p> <table border="1"> <tr> <td data-bbox="448 472 749 615">High Level Output Voltage Gxx-Sxx¹⁾</td> <td data-bbox="756 472 843 615">V_{G_HL1}</td> <td data-bbox="851 472 912 615">8.5</td> <td data-bbox="919 472 980 615">-</td> <td data-bbox="988 472 1049 615">13.5</td> <td data-bbox="1057 472 1118 615">V</td> <td data-bbox="1126 472 1286 615">7 V ≤ V_{VS} < 60 V; C_{CPx} = 1.0 μF; C_{CB} = 4.7 μF; I_{DCLoadOS} = -2 mA; V_{SLx} = V_{SHx} = 0 V</td> <td data-bbox="1294 472 1447 615">P_9.4.3</td> </tr> <tr> <td data-bbox="448 619 749 762">High Level Output Voltage Gxx-Sxx¹⁾</td> <td data-bbox="756 619 843 762">V_{G_HL2}</td> <td data-bbox="851 619 912 762">8</td> <td data-bbox="919 619 980 762">-</td> <td data-bbox="988 619 1049 762">12.5</td> <td data-bbox="1057 619 1118 762">V</td> <td data-bbox="1126 619 1286 762">5.5 V ≤ V_{VS} < 7 V; C_{CPx} = 1.0 μF; C_{CB} = 4.7 μF; I_{DCLoadOS} = -2 mA; V_{SLx} = V_{SHx} = 0 V</td> <td data-bbox="1294 619 1447 762">P_9.4.4</td> </tr> </table> <p>1) Max. limit may differ for output stage HS1. Output voltage of GH1-SH1 might be higher. For details please refer to Chapter 16.3.3</p>	High Level Output Voltage Gxx-Sxx ¹⁾	V _{G_HL1}	8.5	-	13.5	V	7 V ≤ V _{VS} < 60 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.3	High Level Output Voltage Gxx-Sxx ¹⁾	V _{G_HL2}	8	-	12.5	V	5.5 V ≤ V _{VS} < 7 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.4	<p>Table 12 Electrical Characteristics MOSFET drivers</p> <table border="1"> <tr> <td data-bbox="1475 472 1775 615">High Level Output Voltage Gxx-Sxx</td> <td data-bbox="1783 472 1870 615">V_{G_HL1}</td> <td data-bbox="1877 472 1939 615">8.5</td> <td data-bbox="1946 472 2007 615">-</td> <td data-bbox="2015 472 2076 615">13.5</td> <td data-bbox="2084 472 2145 615">V</td> <td data-bbox="2153 472 2313 615">7 V ≤ V_{VS} < 60 V; C_{CPx} = 1.0 μF; C_{CB} = 4.7 μF; I_{DCLoadOS} = -2 mA; V_{SLx} = V_{SHx} = 0 V</td> <td data-bbox="2321 472 2474 615">P_9.4.3</td> </tr> <tr> <td data-bbox="1475 619 1775 762">High Level Output Voltage Gxx-Sxx</td> <td data-bbox="1783 619 1870 762">V_{G_HL2}</td> <td data-bbox="1877 619 1939 762">8</td> <td data-bbox="1946 619 2007 762">-</td> <td data-bbox="2015 619 2076 762">12.5</td> <td data-bbox="2084 619 2145 762">V</td> <td data-bbox="2153 619 2313 762">5.5 V ≤ V_{VS} < 7 V; C_{CPx} = 1.0 μF; C_{CB} = 4.7 μF; I_{DCLoadOS} = -2 mA; V_{SLx} = V_{SHx} = 0 V</td> <td data-bbox="2321 619 2474 762">P_9.4.4</td> </tr> </table>	High Level Output Voltage Gxx-Sxx	V _{G_HL1}	8.5	-	13.5	V	7 V ≤ V _{VS} < 60 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.3	High Level Output Voltage Gxx-Sxx	V _{G_HL2}	8	-	12.5	V	5.5 V ≤ V _{VS} < 7 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.4
High Level Output Voltage Gxx-Sxx ¹⁾	V _{G_HL1}	8.5	-	13.5	V	7 V ≤ V _{VS} < 60 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.3																											
High Level Output Voltage Gxx-Sxx ¹⁾	V _{G_HL2}	8	-	12.5	V	5.5 V ≤ V _{VS} < 7 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.4																											
High Level Output Voltage Gxx-Sxx	V _{G_HL1}	8.5	-	13.5	V	7 V ≤ V _{VS} < 60 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.3																											
High Level Output Voltage Gxx-Sxx	V _{G_HL2}	8	-	12.5	V	5.5 V ≤ V _{VS} < 7 V; C _{CPx} = 1.0 μF; C _{CB} = 4.7 μF; I _{DCLoadOS} = -2 mA; V _{SLx} = V _{SHx} = 0 V	P_9.4.4																											
16.3.3 Minimum Input Pulses at Pins IHx and ILx	<p>16.3.4 Minimum Input Pulses at Pins IHx and ILx</p> <p>Please refer to Chapter 8.4.</p> <p>Input turn on pulses at the pins IHx and ILx shorter than 50 ns may cause an increase of the turn on time of the external FET to maximum 1000 ns. Short voltage glitches at the pin CB have been observed.</p> <p>If 6 μC output ports are used to drive 6 FETs and dead time is generated by the μC avoid input pulses at IHx and ILx shorter than 50 ns.</p> <p>If 3 μC output ports are used to drive 6 FETs using the internal dead time of the TLE9180C-21QK avoid input pulses at IHx and ILx shorter than the internal dead + 50 ns.</p> <p>In case of glitches at pin CB has been identified please contact Infineon.</p>	<p>16.3.3 Minimum Input Pulses at Pins IHx and ILx</p> <p>Please refer to Chapter 8.4.</p> <p>Input turn on pulses at the pins IHx and ILx shorter than 50 ns may cause an increase of the turn on time of the external FET to maximum 1000 ns. Short voltage glitches at the pin CB have been observed.</p> <p>If 6 μC output ports are used to drive 6 FETs and dead time is generated by the μC avoid input pulses at IHx and ILx shorter than t_{Pulse_in}.</p> <p>If 3 μC output ports are used to drive 6 FETs using the internal dead time of the TLE9180C-21QK avoid input pulses at IHx and ILx shorter than the internal dead + t_{Pulse_in}.</p> <p>In case of glitches at pin CB has been identified please contact Infineon.</p>																																

Change Overview TLE9180C

Datasheet Chapter	TLE9180C-20QK DS V1.01 / TLE9180C-21QK DS V1.01 TLE9180C-31QK DS V1.01	TLE9180C-20QK DS V1.10 / TLE9180C-21QK DS V1.10 TLE9180C-31QK DS V1.10
-------------------	---	---

17 Package Outlines




Figure 40 PG-LQFP-64-18 (package with u-groove will be replaced by PG-LQFP-64-27)




Figure 41 PG-LQFP-64-27 (package without u-groove will replace PG-LQFP-64-18)




Figure 40 PG-LQFP-64

Table of contents

1	Motivation of the change	3
2	Change Overview TLE9180	5
3	Change Overview TLE9180C	18
4	Change Overview TLE9180D	35
5	Hyperlink to the Infineon data base (MyICP)	46

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																																																																																																																																																																																																																																																																																																																
3.1 Absolute Maximum Ratings Modification valid for TLE9180D-26QK only.	<p>Table 2 Absolute Maximum Ratings</p> <table border="1"> <tr><td>Supply Voltage</td><td>V_{VS1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.1</td></tr> <tr><td>Voltage Range VDHP</td><td>V_{VDHP1}</td><td>-5</td><td>-</td><td>85</td><td>V</td><td>³⁾</td><td>P_4.1.3</td></tr> <tr><td>Voltage Difference Vs-VDHP</td><td>$V_{dVsVDHP}$</td><td>-85</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.5</td></tr> <tr><td>Voltage Range VDH1, VDH2, VDH3</td><td>V_{VDHx1}</td><td>-5</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.6</td></tr> <tr><td>Voltage Difference Vs-VDH1, VDH2, VDH3</td><td>$V_{dVsVDHx}$</td><td>-90</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.8</td></tr> <tr><td>Voltage Range CL1</td><td>V_{CL1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.9</td></tr> <tr><td>Voltage Range CL2, CH2</td><td>V_{CHL2}</td><td>-0.3</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.12</td></tr> <tr><td>Voltage Range SHx</td><td>V_{SHx1}</td><td>-7</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.19</td></tr> <tr><td>Voltage Range GHx</td><td>V_{GHx1}</td><td>-7</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.22</td></tr> <tr><td>Voltage Range BHx</td><td>V_{BH}</td><td>-0.3</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.25</td></tr> <tr><td>Voltage Difference SHx-SLx²⁾</td><td>V_{SSx1}</td><td>-12</td><td>-</td><td>90</td><td>V</td><td>IHX = High</td><td>P_4.1.29</td></tr> <tr><td>Voltage Difference VDHP-SHx</td><td>$V_{dVDHPSHx2}$</td><td>-90</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.32</td></tr> <tr><td>Voltage Difference VDHx-SHx</td><td>$V_{dVDHxSHx}$</td><td>-90</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.33</td></tr> <tr><td>Voltage Range IHx, ILx, ENA</td><td>V_{DIP1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.34</td></tr> <tr><td>Voltage Range VCC</td><td>V_{VCC1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.35</td></tr> <tr><td>Voltage Range INH</td><td>V_{INH}</td><td>-0.3</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.36</td></tr> <tr><td>Voltage Range SOFF</td><td>V_{SOFF}</td><td>-0.3</td><td>-</td><td>90</td><td>V</td><td>-</td><td>P_4.1.37</td></tr> <tr><td>Voltage Range PFBx, ERR</td><td>V_{DOP1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.38</td></tr> <tr><td>Voltage Range APC</td><td>V_{AOP1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>⁹⁾</td><td>P_4.1.39</td></tr> <tr><td>Voltage Range CLK_SPI, CSN, MOSI</td><td>V_{SPI1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.40</td></tr> <tr><td>Voltage Range MISO</td><td>V_{SPI2}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.41</td></tr> </table>	Supply Voltage	V_{VS1}	-0.3	-	60	V	-	P_4.1.1	Voltage Range VDHP	V_{VDHP1}	-5	-	85	V	³⁾	P_4.1.3	Voltage Difference Vs-VDHP	$V_{dVsVDHP}$	-85	-	60	V	-	P_4.1.5	Voltage Range VDH1, VDH2, VDH3	V_{VDHx1}	-5	-	90	V	-	P_4.1.6	Voltage Difference Vs-VDH1, VDH2, VDH3	$V_{dVsVDHx}$	-90	-	60	V	-	P_4.1.8	Voltage Range CL1	V_{CL1}	-0.3	-	60	V	-	P_4.1.9	Voltage Range CL2, CH2	V_{CHL2}	-0.3	-	90	V	-	P_4.1.12	Voltage Range SHx	V_{SHx1}	-7	-	90	V	-	P_4.1.19	Voltage Range GHx	V_{GHx1}	-7	-	90	V	-	P_4.1.22	Voltage Range BHx	V_{BH}	-0.3	-	90	V	-	P_4.1.25	Voltage Difference SHx-SLx ²⁾	V_{SSx1}	-12	-	90	V	IHX = High	P_4.1.29	Voltage Difference VDHP-SHx	$V_{dVDHPSHx2}$	-90	-	90	V	-	P_4.1.32	Voltage Difference VDHx-SHx	$V_{dVDHxSHx}$	-90	-	90	V	-	P_4.1.33	Voltage Range IHx, ILx, ENA	V_{DIP1}	-0.3	-	60	V	-	P_4.1.34	Voltage Range VCC	V_{VCC1}	-0.3	-	60	V	-	P_4.1.35	Voltage Range INH	V_{INH}	-0.3	-	90	V	-	P_4.1.36	Voltage Range SOFF	V_{SOFF}	-0.3	-	90	V	-	P_4.1.37	Voltage Range PFBx, ERR	V_{DOP1}	-0.3	-	60	V	-	P_4.1.38	Voltage Range APC	V_{AOP1}	-0.3	-	60	V	⁹⁾	P_4.1.39	Voltage Range CLK_SPI, CSN, MOSI	V_{SPI1}	-0.3	-	60	V	-	P_4.1.40	Voltage Range MISO	V_{SPI2}	-0.3	-	60	V	-	P_4.1.41	<p>Table 2 Absolute Maximum Ratings</p> <table border="1"> <tr><td>Supply Voltage</td><td>V_{VS1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.1</td></tr> <tr><td>Voltage Range VDHP</td><td>V_{VDHP1}</td><td>-5</td><td>-</td><td>50</td><td>V</td><td>³⁾</td><td>P_4.1.3</td></tr> <tr><td>Voltage Range VDH1, VDH2, VDH3</td><td>V_{VDHx1}</td><td>-5</td><td>-</td><td>50</td><td>V</td><td>-</td><td>P_4.1.6</td></tr> <tr><td>Voltage Range CL1</td><td>V_{CL1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.9</td></tr> <tr><td>Voltage Range CL2, CH2</td><td>V_{CHL2}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.12</td></tr> <tr><td>Voltage Range SHx</td><td>V_{SHx1}</td><td>-7</td><td>-</td><td>50</td><td>V</td><td>-</td><td>P_4.1.19</td></tr> <tr><td>Voltage Range GHx</td><td>V_{GHx1}</td><td>-7</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.22</td></tr> <tr><td>Voltage Range BHx</td><td>V_{BH}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.25</td></tr> <tr><td>Voltage Difference SHx-SLx²⁾</td><td>V_{SSx1}</td><td>-12</td><td>-</td><td>50</td><td>V</td><td>IHX = High</td><td>P_4.1.29</td></tr> <tr><td>Voltage Range IHx, ILx, ENA</td><td>V_{DIP1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.34</td></tr> <tr><td>Voltage Range VCC</td><td>V_{VCC1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.35</td></tr> <tr><td>Voltage Range INH</td><td>V_{INH}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.36</td></tr> <tr><td>Voltage Range SOFF</td><td>V_{SOFF}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.37</td></tr> <tr><td>Voltage Range PFBx, ERR</td><td>V_{DOP1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.38</td></tr> <tr><td>Voltage Range APC</td><td>V_{AOP1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>⁹⁾</td><td>P_4.1.39</td></tr> <tr><td>Voltage Range CLK_SPI, CSN, MOSI</td><td>V_{SPI1}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.40</td></tr> <tr><td>Voltage Range MISO</td><td>V_{SPI2}</td><td>-0.3</td><td>-</td><td>40</td><td>V</td><td>-</td><td>P_4.1.41</td></tr> </table>	Supply Voltage	V_{VS1}	-0.3	-	40	V	-	P_4.1.1	Voltage Range VDHP	V_{VDHP1}	-5	-	50	V	³⁾	P_4.1.3	Voltage Range VDH1, VDH2, VDH3	V_{VDHx1}	-5	-	50	V	-	P_4.1.6	Voltage Range CL1	V_{CL1}	-0.3	-	40	V	-	P_4.1.9	Voltage Range CL2, CH2	V_{CHL2}	-0.3	-	60	V	-	P_4.1.12	Voltage Range SHx	V_{SHx1}	-7	-	50	V	-	P_4.1.19	Voltage Range GHx	V_{GHx1}	-7	-	60	V	-	P_4.1.22	Voltage Range BHx	V_{BH}	-0.3	-	60	V	-	P_4.1.25	Voltage Difference SHx-SLx ²⁾	V_{SSx1}	-12	-	50	V	IHX = High	P_4.1.29	Voltage Range IHx, ILx, ENA	V_{DIP1}	-0.3	-	40	V	-	P_4.1.34	Voltage Range VCC	V_{VCC1}	-0.3	-	40	V	-	P_4.1.35	Voltage Range INH	V_{INH}	-0.3	-	40	V	-	P_4.1.36	Voltage Range SOFF	V_{SOFF}	-0.3	-	40	V	-	P_4.1.37	Voltage Range PFBx, ERR	V_{DOP1}	-0.3	-	40	V	-	P_4.1.38	Voltage Range APC	V_{AOP1}	-0.3	-	40	V	⁹⁾	P_4.1.39	Voltage Range CLK_SPI, CSN, MOSI	V_{SPI1}	-0.3	-	40	V	-	P_4.1.40	Voltage Range MISO	V_{SPI2}	-0.3	-	40	V	-	P_4.1.41
Supply Voltage	V_{VS1}	-0.3	-	60	V	-	P_4.1.1																																																																																																																																																																																																																																																																																																											
Voltage Range VDHP	V_{VDHP1}	-5	-	85	V	³⁾	P_4.1.3																																																																																																																																																																																																																																																																																																											
Voltage Difference Vs-VDHP	$V_{dVsVDHP}$	-85	-	60	V	-	P_4.1.5																																																																																																																																																																																																																																																																																																											
Voltage Range VDH1, VDH2, VDH3	V_{VDHx1}	-5	-	90	V	-	P_4.1.6																																																																																																																																																																																																																																																																																																											
Voltage Difference Vs-VDH1, VDH2, VDH3	$V_{dVsVDHx}$	-90	-	60	V	-	P_4.1.8																																																																																																																																																																																																																																																																																																											
Voltage Range CL1	V_{CL1}	-0.3	-	60	V	-	P_4.1.9																																																																																																																																																																																																																																																																																																											
Voltage Range CL2, CH2	V_{CHL2}	-0.3	-	90	V	-	P_4.1.12																																																																																																																																																																																																																																																																																																											
Voltage Range SHx	V_{SHx1}	-7	-	90	V	-	P_4.1.19																																																																																																																																																																																																																																																																																																											
Voltage Range GHx	V_{GHx1}	-7	-	90	V	-	P_4.1.22																																																																																																																																																																																																																																																																																																											
Voltage Range BHx	V_{BH}	-0.3	-	90	V	-	P_4.1.25																																																																																																																																																																																																																																																																																																											
Voltage Difference SHx-SLx ²⁾	V_{SSx1}	-12	-	90	V	IHX = High	P_4.1.29																																																																																																																																																																																																																																																																																																											
Voltage Difference VDHP-SHx	$V_{dVDHPSHx2}$	-90	-	90	V	-	P_4.1.32																																																																																																																																																																																																																																																																																																											
Voltage Difference VDHx-SHx	$V_{dVDHxSHx}$	-90	-	90	V	-	P_4.1.33																																																																																																																																																																																																																																																																																																											
Voltage Range IHx, ILx, ENA	V_{DIP1}	-0.3	-	60	V	-	P_4.1.34																																																																																																																																																																																																																																																																																																											
Voltage Range VCC	V_{VCC1}	-0.3	-	60	V	-	P_4.1.35																																																																																																																																																																																																																																																																																																											
Voltage Range INH	V_{INH}	-0.3	-	90	V	-	P_4.1.36																																																																																																																																																																																																																																																																																																											
Voltage Range SOFF	V_{SOFF}	-0.3	-	90	V	-	P_4.1.37																																																																																																																																																																																																																																																																																																											
Voltage Range PFBx, ERR	V_{DOP1}	-0.3	-	60	V	-	P_4.1.38																																																																																																																																																																																																																																																																																																											
Voltage Range APC	V_{AOP1}	-0.3	-	60	V	⁹⁾	P_4.1.39																																																																																																																																																																																																																																																																																																											
Voltage Range CLK_SPI, CSN, MOSI	V_{SPI1}	-0.3	-	60	V	-	P_4.1.40																																																																																																																																																																																																																																																																																																											
Voltage Range MISO	V_{SPI2}	-0.3	-	60	V	-	P_4.1.41																																																																																																																																																																																																																																																																																																											
Supply Voltage	V_{VS1}	-0.3	-	40	V	-	P_4.1.1																																																																																																																																																																																																																																																																																																											
Voltage Range VDHP	V_{VDHP1}	-5	-	50	V	³⁾	P_4.1.3																																																																																																																																																																																																																																																																																																											
Voltage Range VDH1, VDH2, VDH3	V_{VDHx1}	-5	-	50	V	-	P_4.1.6																																																																																																																																																																																																																																																																																																											
Voltage Range CL1	V_{CL1}	-0.3	-	40	V	-	P_4.1.9																																																																																																																																																																																																																																																																																																											
Voltage Range CL2, CH2	V_{CHL2}	-0.3	-	60	V	-	P_4.1.12																																																																																																																																																																																																																																																																																																											
Voltage Range SHx	V_{SHx1}	-7	-	50	V	-	P_4.1.19																																																																																																																																																																																																																																																																																																											
Voltage Range GHx	V_{GHx1}	-7	-	60	V	-	P_4.1.22																																																																																																																																																																																																																																																																																																											
Voltage Range BHx	V_{BH}	-0.3	-	60	V	-	P_4.1.25																																																																																																																																																																																																																																																																																																											
Voltage Difference SHx-SLx ²⁾	V_{SSx1}	-12	-	50	V	IHX = High	P_4.1.29																																																																																																																																																																																																																																																																																																											
Voltage Range IHx, ILx, ENA	V_{DIP1}	-0.3	-	40	V	-	P_4.1.34																																																																																																																																																																																																																																																																																																											
Voltage Range VCC	V_{VCC1}	-0.3	-	40	V	-	P_4.1.35																																																																																																																																																																																																																																																																																																											
Voltage Range INH	V_{INH}	-0.3	-	40	V	-	P_4.1.36																																																																																																																																																																																																																																																																																																											
Voltage Range SOFF	V_{SOFF}	-0.3	-	40	V	-	P_4.1.37																																																																																																																																																																																																																																																																																																											
Voltage Range PFBx, ERR	V_{DOP1}	-0.3	-	40	V	-	P_4.1.38																																																																																																																																																																																																																																																																																																											
Voltage Range APC	V_{AOP1}	-0.3	-	40	V	⁹⁾	P_4.1.39																																																																																																																																																																																																																																																																																																											
Voltage Range CLK_SPI, CSN, MOSI	V_{SPI1}	-0.3	-	40	V	-	P_4.1.40																																																																																																																																																																																																																																																																																																											
Voltage Range MISO	V_{SPI2}	-0.3	-	40	V	-	P_4.1.41																																																																																																																																																																																																																																																																																																											
3.1 Absolute Maximum Ratings Modification valid for: TLE9180D-21QK, TLE9180D-31QK, TLE9180D-32QK	<p>Table 2 Absolute Maximum Ratings (cont'd)</p> <table border="1"> <tr><td>Voltage Range APC</td><td>I'_{AOP1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>-</td><td>P_4.1.39</td></tr> </table>	Voltage Range APC	I'_{AOP1}	-0.3	-	60	V	-	P_4.1.39	<p>Table 2 Absolute Maximum Ratings (cont'd)</p> <table border="1"> <tr><td>Voltage Range APC</td><td>I'_{AOP1}</td><td>-0.3</td><td>-</td><td>60</td><td>V</td><td>⁹⁾</td><td>P_4.1.39</td></tr> </table> <p>⁹⁾ A short circuit at APC for >10hrs might damage the device</p>	Voltage Range APC	I'_{AOP1}	-0.3	-	60	V	⁹⁾	P_4.1.39																																																																																																																																																																																																																																																																																																
Voltage Range APC	I'_{AOP1}	-0.3	-	60	V	-	P_4.1.39																																																																																																																																																																																																																																																																																																											
Voltage Range APC	I'_{AOP1}	-0.3	-	60	V	⁹⁾	P_4.1.39																																																																																																																																																																																																																																																																																																											
3.1 Absolute Maximum Ratings Modification valid for all, except TLE9180D-26QK and TLE9183QK.	<p>Table 2 Absolute Maximum Ratings (cont'd)</p> <p>Temperatures</p> <table border="1"> <tr><td>Storage Temperature</td><td>T_{stg}</td><td>-55</td><td>-</td><td>150</td><td>°C</td><td>-</td><td>P_4.1.54</td></tr> <tr><td>Junction Temperature</td><td>T_{j1}</td><td>-40</td><td>-</td><td>150</td><td>°C</td><td>-</td><td>P_4.1.55</td></tr> <tr><td>Junction Temperature</td><td>T_{j2}</td><td>-40</td><td>-</td><td>175</td><td>°C</td><td>200h over lifetime</td><td>P_4.1.56</td></tr> </table>	Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54	Junction Temperature	T_{j1}	-40	-	150	°C	-	P_4.1.55	Junction Temperature	T_{j2}	-40	-	175	°C	200h over lifetime	P_4.1.56	<p>Table 2 Absolute Maximum Ratings (cont'd)</p> <p>Temperatures</p> <table border="1"> <tr><td>Storage Temperature</td><td>T_{stg}</td><td>-55</td><td>-</td><td>150</td><td>°C</td><td>-</td><td>P_4.1.54</td></tr> <tr><td>Junction Temperature</td><td>T_{j1}</td><td>-40</td><td>-</td><td>150</td><td>°C</td><td>¹¹⁾</td><td>P_4.1.55</td></tr> </table> <p>¹¹⁾ For $T > 150^{\circ}\text{C}$ please check compliance with the IFX qualification</p>	Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54	Junction Temperature	T_{j1}	-40	-	150	°C	¹¹⁾	P_4.1.55																																																																																																																																																																																																																																																																								
Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54																																																																																																																																																																																																																																																																																																											
Junction Temperature	T_{j1}	-40	-	150	°C	-	P_4.1.55																																																																																																																																																																																																																																																																																																											
Junction Temperature	T_{j2}	-40	-	175	°C	200h over lifetime	P_4.1.56																																																																																																																																																																																																																																																																																																											
Storage Temperature	T_{stg}	-55	-	150	°C	-	P_4.1.54																																																																																																																																																																																																																																																																																																											
Junction Temperature	T_{j1}	-40	-	150	°C	¹¹⁾	P_4.1.55																																																																																																																																																																																																																																																																																																											

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10 / TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20 / TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																																																
3.1 Absolute Maximum Ratings Modification valid for all data sheets, except TLE9180D-26QK & TLE9183QK.	<p>Table 2 Absolute Maximum Ratings (cont'd)</p> <table border="1"> <tr> <td>Max. Voltage Transients at SHx</td> <td>V_{FSH_tr1}</td> <td>-</td> <td>-</td> <td>20</td> <td>V</td> <td>Slew rate $\leq 1 \text{ V/ns}^{71)}$</td> <td>P_4.3.31</td> </tr> </table> <p>¹ Not subject to production test, specified by design</p> <p>⁷ Exceeding specified slew rate in combination with the maximum specified voltage transient may set the affected output stage in an undefined state for typically 1 μs</p>	Max. Voltage Transients at SHx	V_{FSH_tr1}	-	-	20	V	Slew rate $\leq 1 \text{ V/ns}^{71)}$	P_4.3.31	<p>Table 2 Absolute Maximum Ratings (cont'd)</p> <table border="1"> <tr> <td>Max. Voltage Transients at SHx</td> <td>V_{FSH_tr1}</td> <td>-</td> <td>-</td> <td>55</td> <td>V</td> <td>Slew rate $\leq 1 \text{ V/ns}^{71)}$</td> <td>P_4.3.31</td> </tr> </table> <p>¹ Not subject to production test, specified by design</p> <p>⁷ At amplitudes higher than 20 V the HS output stage can show unexpected switch off of the external MOSFET for typically 1 μs if the output stage is not switching. If the output stage is switching on or switching off, the output stage is switching normally even with amplitudes up to 55 V and slew rates up to 1 V/ns</p>	Max. Voltage Transients at SHx	V_{FSH_tr1}	-	-	55	V	Slew rate $\leq 1 \text{ V/ns}^{71)}$	P_4.3.31																																
Max. Voltage Transients at SHx	V_{FSH_tr1}	-	-	20	V	Slew rate $\leq 1 \text{ V/ns}^{71)}$	P_4.3.31																																											
Max. Voltage Transients at SHx	V_{FSH_tr1}	-	-	55	V	Slew rate $\leq 1 \text{ V/ns}^{71)}$	P_4.3.31																																											
4.7 Electrical Characteristics IOs	<p>¹) Not subject to production test, specified by design</p>	<p>¹) Not subject to production test, specified by design.</p>																																																
4.7 Electrical Characteristics IOs Modification valid for all, except TLE9180D-26QK and TLE9183QK.	<p>Table 6 Electrical Characteristics IOs (continued)</p> <p>Pin ENA</p> <table border="1"> <tr> <td>ENA Propagation Time (for enable or disable the output stages)</td> <td>t_{PENA}</td> <td>-</td> <td>100</td> <td>-</td> <td>ns</td> <td>-</td> <td>P_5.7.17</td> </tr> </table>	ENA Propagation Time (for enable or disable the output stages)	t_{PENA}	-	100	-	ns	-	P_5.7.17	<p>Table 6 Electrical Characteristics IOs (continued)</p> <p>Pin ENA</p> <table border="1"> <tr> <td>ENA Propagation Time (for enable or disable the output stages)</td> <td>t_{PENA}</td> <td>-</td> <td>100</td> <td>500</td> <td>ns</td> <td>-</td> <td>P_5.7.17</td> </tr> </table>	ENA Propagation Time (for enable or disable the output stages)	t_{PENA}	-	100	500	ns	-	P_5.7.17																																
ENA Propagation Time (for enable or disable the output stages)	t_{PENA}	-	100	-	ns	-	P_5.7.17																																											
ENA Propagation Time (for enable or disable the output stages)	t_{PENA}	-	100	500	ns	-	P_5.7.17																																											
4.7 Electrical Characteristics IOs	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{ERRHSb}</td> <td>3.8</td> <td>-</td> <td>V_{CC}</td> <td>V</td> <td>$V_{IS} > 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static</td> <td>P_5.7.24</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{ERRL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 \text{ mA}$</td> <td>P_5.7.39</td> </tr> <tr> <td>High Level Output Voltage</td> <td>V_{SPIHSb}</td> <td>3.8</td> <td>-</td> <td>V_{CC}</td> <td>V</td> <td>$V_{IS} > 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static</td> <td>P_5.7.51</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{SPIL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 \text{ mA}$</td> <td>P_5.7.45</td> </tr> </table>	High Level Output Voltage	V_{ERRHSb}	3.8	-	V_{CC}	V	$V_{IS} > 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.24	Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.39	High Level Output Voltage	V_{SPIHSb}	3.8	-	V_{CC}	V	$V_{IS} > 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.51	Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.45	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>Low Level Output Voltage</td> <td>V_{ERRL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 \text{ mA}$</td> <td>P_5.7.39</td> </tr> <tr> <td>Low Level Output Voltage</td> <td>V_{SPIL}</td> <td>-0.1</td> <td>-</td> <td>0.4</td> <td>V</td> <td>$I_{Load} = 0.2 \text{ mA}$</td> <td>P_5.7.45</td> </tr> </table>	Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.39	Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.45
High Level Output Voltage	V_{ERRHSb}	3.8	-	V_{CC}	V	$V_{IS} > 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.24																																											
Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.39																																											
High Level Output Voltage	V_{SPIHSb}	3.8	-	V_{CC}	V	$V_{IS} > 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.51																																											
Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.45																																											
Low Level Output Voltage	V_{ERRL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.39																																											
Low Level Output Voltage	V_{SPIL}	-0.1	-	0.4	V	$I_{Load} = 0.2 \text{ mA}$	P_5.7.45																																											
4.7 Electrical Characteristics IOs Modification valid for TLE9180D-26QK only.	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage³⁰⁾</td> <td>V_{ERRHSa}</td> <td>3.3</td> <td>-</td> <td>V_{CC}</td> <td>V</td> <td>$5.5 \text{ V} < V_{IS} < 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> <tr> <td>High Level Output Voltage³⁰⁾</td> <td>V_{SPIHSa}</td> <td>3.3</td> <td>-</td> <td>V_{CC}</td> <td>V</td> <td>$5.5 \text{ V} < V_{IS} < 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage ³⁰⁾	V_{ERRHSa}	3.3	-	V_{CC}	V	$5.5 \text{ V} < V_{IS} < 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.38	High Level Output Voltage ³⁰⁾	V_{SPIHSa}	3.3	-	V_{CC}	V	$5.5 \text{ V} < V_{IS} < 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.44	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage³⁰⁾</td> <td>V_{ERRHSa}</td> <td>3.3</td> <td>-</td> <td>V_{CC}</td> <td>V</td> <td>$V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> <tr> <td>High Level Output Voltage³⁰⁾</td> <td>V_{SPIHSa}</td> <td>3.3</td> <td>-</td> <td>V_{CC}</td> <td>V</td> <td>$V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage ³⁰⁾	V_{ERRHSa}	3.3	-	V_{CC}	V	$V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.38	High Level Output Voltage ³⁰⁾	V_{SPIHSa}	3.3	-	V_{CC}	V	$V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.44																
High Level Output Voltage ³⁰⁾	V_{ERRHSa}	3.3	-	V_{CC}	V	$5.5 \text{ V} < V_{IS} < 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.38																																											
High Level Output Voltage ³⁰⁾	V_{SPIHSa}	3.3	-	V_{CC}	V	$5.5 \text{ V} < V_{IS} < 7.2 \text{ V};$ $V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.44																																											
High Level Output Voltage ³⁰⁾	V_{ERRHSa}	3.3	-	V_{CC}	V	$V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.38																																											
High Level Output Voltage ³⁰⁾	V_{SPIHSa}	3.3	-	V_{CC}	V	$V_{CC} = 5.0 \text{ V};$ $I_{load} = -0.2 \text{ mA};$ All Digital I/Os = static	P_5.7.44																																											

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																																
4.7 Electrical Characteristics IOs Modification valid for all, except TLE9180D-26QK.	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage²⁾</td> <td>V_{ERRH5a}</td> <td>3.35</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>5.5 V ≤ V_{DS} = 7.2 V; V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> <tr> <td>High Level Output Voltage²⁾</td> <td>V_{SPIH5a}</td> <td>3.35</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>5.5 V ≤ V_{DS} = 7.2 V; V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage ²⁾	V _{ERRH5a}	3.35	-	V _{VCC}	V	5.5 V ≤ V _{DS} = 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38	High Level Output Voltage ²⁾	V _{SPIH5a}	3.35	-	V _{VCC}	V	5.5 V ≤ V _{DS} = 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44	<p>Table 6 Electrical Characteristics IOs (continued)</p> <table border="1"> <tr> <td>High Level Output Voltage²⁾</td> <td>V_{ERRH5a}</td> <td>3.35</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.38</td> </tr> <tr> <td>High Level Output Voltage²⁾</td> <td>V_{SPIH5a}</td> <td>3.35</td> <td>-</td> <td>V_{VCC}</td> <td>V</td> <td>V_{VCC} = 5.0 V; I_{load} = -0.2 mA; All Digital I/Os = static</td> <td>P_5.7.44</td> </tr> </table>	High Level Output Voltage ²⁾	V _{ERRH5a}	3.35	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38	High Level Output Voltage ²⁾	V _{SPIH5a}	3.35	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44
High Level Output Voltage ²⁾	V _{ERRH5a}	3.35	-	V _{VCC}	V	5.5 V ≤ V _{DS} = 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38																											
High Level Output Voltage ²⁾	V _{SPIH5a}	3.35	-	V _{VCC}	V	5.5 V ≤ V _{DS} = 7.2 V; V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44																											
High Level Output Voltage ²⁾	V _{ERRH5a}	3.35	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.38																											
High Level Output Voltage ²⁾	V _{SPIH5a}	3.35	-	V _{VCC}	V	V _{VCC} = 5.0 V; I _{load} = -0.2 mA; All Digital I/Os = static	P_5.7.44																											
4.7 Electrical Characteristics IOs Change valid for all, except TLE9180D-26QK.	<p>Table 6 Electrical Characteristics IOs (cont'd)</p> <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{AOPH1}</td> <td>4.2</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>I_{load} = -1 mA</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	V _{AOPH1}	4.2	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47	<p>Table 6 Electrical Characteristics IOs (cont'd)</p> <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{AOPH1}</td> <td>3.9</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>I_{load} = -1 mA</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	V _{AOPH1}	3.9	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47																
High Level Output Voltage	V _{AOPH1}	4.2	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47																											
High Level Output Voltage	V _{AOPH1}	3.9	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47																											
4.7 Electrical Characteristics IOs Change valid for TLE9180D-26QK only.	<p>Table 6 Electrical Characteristics IOs (cont'd)</p> <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{AOPH1}</td> <td>4.2</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>I_{load} = -1 mA</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	V _{AOPH1}	4.2	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47	<p>Table 6 Electrical Characteristics IOs (cont'd)</p> <table border="1"> <tr> <td>High Level Output Voltage</td> <td>V_{AOPH1}</td> <td>3.7</td> <td>5.0</td> <td>6.0</td> <td>V</td> <td>I_{load} = -1 mA</td> <td>P_5.7.47</td> </tr> </table>	High Level Output Voltage	V _{AOPH1}	3.7	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47																
High Level Output Voltage	V _{AOPH1}	4.2	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47																											
High Level Output Voltage	V _{AOPH1}	3.7	5.0	6.0	V	I _{load} = -1 mA	P_5.7.47																											
5 Serial Peripheral Interface - SPI	<p>1) Floating of MISO connection node shall be avoided.</p> <p>Figure 4 Principle for SPI-Bus Architecture</p>	<p>1) Floating of MISO connection node shall be avoided.</p> <p>Figure 4 Principle for SPI-Bus Architecture</p>																																
5.5 Electrical Characteristics SPI	<p>Table 7 Electrical Characteristics: Timing</p> <p>T_J = -40°C to +165°C, V_S = 5.5 V to 60 V, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)</p>	<p>Table 7 Electrical Characteristics: Timing</p> <p>T_J = -40°C to +165°C, V_S = 5.5 V to 60 V, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified). Timings valid for 10 MHz operation.</p>																																

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																																																								
5.5 Electrical Characteristics SPI	<p>Table 7 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>CLK_SPI Operating Period</td> <td>f_{SPI_clk}</td> <td>100</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, C</td> <td>P_6.5.2</td> </tr> <tr> <td>CLK_SPI High Time</td> <td>t_{SPI_wsklh}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, A</td> <td>P_6.5.3</td> </tr> <tr> <td>CLK_SPI Low Time</td> <td>t_{SPI_wskll}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>²⁾ Figure 6, B</td> <td>P_6.5.4</td> </tr> <tr> <td>CLK_SPI Fall Time</td> <td>t_{SPI_ckf}</td> <td>–</td> <td>–</td> <td>13</td> <td>ns</td> <td>²⁾ Figure 6, D</td> <td>P_6.5.5</td> </tr> </table> <p>²⁾ Not subject to production test; verified by design or characterization; measured between 10% and 90%; output load capacitance on MISO pin is ≤ 25 pF</p>	CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	²⁾ Figure 6, C	P_6.5.2	CLK_SPI High Time	t_{SPI_wsklh}	37	–	–	ns	²⁾ Figure 6, A	P_6.5.3	CLK_SPI Low Time	t_{SPI_wskll}	37	–	–	ns	²⁾ Figure 6, B	P_6.5.4	CLK_SPI Fall Time	t_{SPI_ckf}	–	–	13	ns	²⁾ Figure 6, D	P_6.5.5	<p>Table 7 Electrical Characteristics: Timing</p> <table border="1"> <tr> <td>CLK_SPI Operating Period</td> <td>f_{SPI_clk}</td> <td>100</td> <td>–</td> <td>–</td> <td>ns</td> <td>³³⁾ Figure 6, C</td> <td>P_6.5.2</td> </tr> <tr> <td>CLK_SPI High Time</td> <td>t_{SPI_wsklh}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>³³⁾ Figure 6, A</td> <td>P_6.5.3</td> </tr> <tr> <td>CLK_SPI Low Time</td> <td>t_{SPI_wskll}</td> <td>37</td> <td>–</td> <td>–</td> <td>ns</td> <td>³³⁾ Figure 6, B</td> <td>P_6.5.4</td> </tr> </table> <p>³³⁾ Not subject to production test; verified by design or characterization; measured between 20% and 80%; output load capacitance on MISO pin is ≤ 25 pF</p>	CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	³³⁾ Figure 6, C	P_6.5.2	CLK_SPI High Time	t_{SPI_wsklh}	37	–	–	ns	³³⁾ Figure 6, A	P_6.5.3	CLK_SPI Low Time	t_{SPI_wskll}	37	–	–	ns	³³⁾ Figure 6, B	P_6.5.4
CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	²⁾ Figure 6, C	P_6.5.2																																																			
CLK_SPI High Time	t_{SPI_wsklh}	37	–	–	ns	²⁾ Figure 6, A	P_6.5.3																																																			
CLK_SPI Low Time	t_{SPI_wskll}	37	–	–	ns	²⁾ Figure 6, B	P_6.5.4																																																			
CLK_SPI Fall Time	t_{SPI_ckf}	–	–	13	ns	²⁾ Figure 6, D	P_6.5.5																																																			
CLK_SPI Operating Period	f_{SPI_clk}	100	–	–	ns	³³⁾ Figure 6, C	P_6.5.2																																																			
CLK_SPI High Time	t_{SPI_wsklh}	37	–	–	ns	³³⁾ Figure 6, A	P_6.5.3																																																			
CLK_SPI Low Time	t_{SPI_wskll}	37	–	–	ns	³³⁾ Figure 6, B	P_6.5.4																																																			
7.1 Output Stage Supply Concept	<p>7.1 Output Stage Supply Concept</p> <p>fulfills the requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20 kHz PWM frequency. The charge pumps will be deactivated if the pin INH is set to low.</p>	<p>7.1 Output Stage Supply Concept</p> <p>fulfills the requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20 kHz PWM frequency. The charge pumps will be deactivated if the pin INH is set to low or a charge pump related error is detected. For details please check the supervision descriptions.</p>																																																								
7.3 Electrical Characteristics Power Supply Modification not valid for TLE9183QK.	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <p>Supply current in Reduced Operation Mode at Vs</p> <table border="1"> <tr> <td>Supply Current Vs</td> <td>$I_{Vs(ROMVS)}$</td> <td>–</td> <td>12</td> <td>20</td> <td>mA</td> <td>$V_{Vs} = V_{VDHP} = 3V$</td> <td>P_8.3.36</td> </tr> </table>	Supply Current Vs	$I_{Vs(ROMVS)}$	–	12	20	mA	$V_{Vs} = V_{VDHP} = 3V$	P_8.3.36	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Supply Current Vs</td> <td>$I_{Vs(ROMVS)}$</td> <td>–</td> <td>12</td> <td>24</td> <td>mA</td> <td>$V_{Vs} = V_{VDHP} = 3V$</td> <td>P_8.3.36</td> </tr> </table>	Supply Current Vs	$I_{Vs(ROMVS)}$	–	12	24	mA	$V_{Vs} = V_{VDHP} = 3V$	P_8.3.36																																								
Supply Current Vs	$I_{Vs(ROMVS)}$	–	12	20	mA	$V_{Vs} = V_{VDHP} = 3V$	P_8.3.36																																																			
Supply Current Vs	$I_{Vs(ROMVS)}$	–	12	24	mA	$V_{Vs} = V_{VDHP} = 3V$	P_8.3.36																																																			
7.3 Electrical Characteristics Power Supply	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Voltage Vs for Guaranteed Power-up of Charge Pumps</td> <td>V_{VsWU}</td> <td>6.0</td> <td>–</td> <td>–</td> <td>V</td> <td>–</td> <td>P_8.3.38</td> </tr> </table>	Voltage Vs for Guaranteed Power-up of Charge Pumps	V_{VsWU}	6.0	–	–	V	–	P_8.3.38	<p>Table 10 Electrical Characteristics: Power Supply (cont'd)</p> <table border="1"> <tr> <td>Voltage Vs for ensured Power-up of Charge Pumps</td> <td>V_{VsWU}</td> <td>6.0</td> <td>–</td> <td>–</td> <td>V</td> <td>–</td> <td>P_8.3.38</td> </tr> </table>	Voltage Vs for ensured Power-up of Charge Pumps	V_{VsWU}	6.0	–	–	V	–	P_8.3.38																																								
Voltage Vs for Guaranteed Power-up of Charge Pumps	V_{VsWU}	6.0	–	–	V	–	P_8.3.38																																																			
Voltage Vs for ensured Power-up of Charge Pumps	V_{VsWU}	6.0	–	–	V	–	P_8.3.38																																																			
7.3 Electrical Characteristics Power Supply	<p>²⁾ Filter Time Accuracy referenced from internal clock accuracy, please see Chapter 6.2</p>	<p>⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see Chapter 6.2</p>																																																								
8.4 Electrical Characteristics Floating MOSFET Driver	<p>Table 12 Electrical Characteristics MOSFET drivers (continued)</p> <table border="1"> <tr> <td>Propagation Delay Time (all low-side FETs off)</td> <td>$t_{P(ILF)}$</td> <td>30</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.19</td> </tr> <tr> <td>Propagation Delay Time (all high-side FETs off)</td> <td>$t_{P(IHF)}$</td> <td>30</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.21</td> </tr> </table>	Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	30	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.19	Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	30	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.21	<p>Table 12 Electrical Characteristics MOSFET drivers (continued)</p> <table border="1"> <tr> <td>Propagation Delay Time (all low-side FETs off)</td> <td>$t_{P(ILF)}$</td> <td>25</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.19</td> </tr> <tr> <td>Propagation Delay Time (all high-side FETs off)</td> <td>$t_{P(IHF)}$</td> <td>25</td> <td>35</td> <td>70</td> <td>ns</td> <td>$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$</td> <td>P_9.4.21</td> </tr> </table>	Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	25	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.19	Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	25	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.21																								
Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	30	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.19																																																			
Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	30	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.21																																																			
Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	25	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.19																																																			
Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	25	35	70	ns	$R_{Load} = 2\text{ k}\Omega^{52)}$; $V_{Sxx} = 0\text{ V}$	P_9.4.21																																																			

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																																																
9.5.1 Gain Test	<p>9.5.1 Gain Test</p> <p>Gain test can only be activated in self-test mode, for details see Table 30. Two different internal generated self-test voltages V_{SSC_GTILV} and V_{SSC_GTIHV} for gain test can be selected at the inputs of the CSAs. The input voltage V_{SSC_GTILV} is always applied to gain register 1 of the CSAs. The input voltage V_{SSC_GTIHV} is always applied to gain register 2 of the CSAs. It is recommended to use the gain register 2 only in the self-test mode for the gain test of the CSAs. By changing a dedicated bit sh_op_gain the gain of the CSA toggles between both gain register settings. Reading the bit will indicate which gain is selected. Toggling sh_op_gain will affect always all CSAs. The resulting output voltage shall be measured by the ADC of the μC and compared to the configured gain. The μC can rate if the CSA output voltage matches the programmed gain. Thereby, the accuracy of the gain, see A_{SSC_diff} AND G_{SSC_gdacc}, the input offset voltage, see $V_{SSC_Oofscal}$ or V_{SSC_Oofs}, the accuracy of the self-test, see V_{SSC_GTILV} and V_{SSC_GTIHV} and the accuracy of the VRO output voltage, see V_{SSC_OVRO} have to be taken into account. Amplification of differential input voltage ISP - ISN is not possible for the CSA which is selected for gain test.</p>	<p>9.5.1 Gain Test</p> <p>Gain test can only be activated in self-test mode, for details see Table 30. Two different internal generated self-test voltages V_{SSC_GTILV} and V_{SSC_GTIHV} for gain test can be selected at the inputs of the CSAs. The input voltage V_{SSC_GTILV} is always applied to gain register 1 of the CSAs. The input voltage V_{SSC_GTIHV} is always applied to gain register 2 of the CSAs. By changing a dedicated bit sh_op_gain the gain of the CSA toggles between both gain register settings. Reading the bit will indicate which gain is selected. Toggling sh_op_gain will affect always all CSAs. The resulting output voltage shall be measured by the ADC of the μC and compared to the configured gain. The μC can rate if the CSA output voltage matches the programmed gain. Thereby, the accuracy of the gain, see A_{SSC_diff} AND G_{SSC_Gdacc}, the input offset voltage, see $V_{SSC_Oofscal}$ or V_{SSC_Oofs}, the accuracy of the self-test, see V_{SSC_GTILV} and V_{SSC_GTIHV} and the accuracy of the VRO output voltage, see V_{SSC_OVRO} have to be taken into account. Amplification of differential input voltage ISP - ISN is not possible for the CSA which is selected for gain test.</p>																																																
9.6 Electrical Parameter Shunt Signal Conditioning (SSC) Modification valid for TLE9180D-26QK only.	<p>Table 20 Electrical Characteristics - Reference Buffer</p> <table border="1" data-bbox="453 662 1207 762"> <tr> <td>Negative Trim Range VRO</td> <td>$V_{SSC_OVRO_TRN}$</td> <td>-7.0</td> <td>-</td> <td>-5.7</td> <td>% of $V_{OVRO@ofs = '0x20'$</td> <td>zcl = '0b00'; zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'</td> <td>P_9.6.52</td> </tr> <tr> <td></td> <td></td> <td>-2.8</td> <td></td> <td>-2.3</td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td>-3.6</td> <td></td> <td>-3.0</td> <td></td> <td></td> <td></td> </tr> </table>	Negative Trim Range VRO	$V_{SSC_OVRO_TRN}$	-7.0	-	-5.7	% of $V_{OVRO@ofs = '0x20'$	zcl = '0b00'; zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'	P_9.6.52			-2.8		-2.3						-3.6		-3.0				<p>Table 20 Electrical Characteristics - Reference Buffer</p> <table border="1" data-bbox="1299 662 2028 762"> <tr> <td>Negative Trim Range VRO</td> <td>$V_{SSC_OVRO_TRN}$</td> <td>-7.0</td> <td>-</td> <td>-5.7</td> <td>% of $V_{OVRO@ofs = '0x20'$</td> <td>zcl = '0b00'; zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'</td> <td>P_9.6.52</td> </tr> <tr> <td></td> <td></td> <td>-2.8</td> <td></td> <td>-2.3</td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td>-3.7</td> <td></td> <td>-3.1</td> <td></td> <td></td> <td></td> </tr> </table>	Negative Trim Range VRO	$V_{SSC_OVRO_TRN}$	-7.0	-	-5.7	% of $V_{OVRO@ofs = '0x20'$	zcl = '0b00'; zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'	P_9.6.52			-2.8		-2.3						-3.7		-3.1			
Negative Trim Range VRO	$V_{SSC_OVRO_TRN}$	-7.0	-	-5.7	% of $V_{OVRO@ofs = '0x20'$	zcl = '0b00'; zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'	P_9.6.52																																											
		-2.8		-2.3																																														
		-3.6		-3.0																																														
Negative Trim Range VRO	$V_{SSC_OVRO_TRN}$	-7.0	-	-5.7	% of $V_{OVRO@ofs = '0x20'$	zcl = '0b00'; zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'	P_9.6.52																																											
		-2.8		-2.3																																														
		-3.7		-3.1																																														
10.1 Supervision Overview Modification valid for TLE9183QK only.	<p>Table 21 Diagnostic overview</p> <table border="1" data-bbox="453 848 1156 1019"> <tr> <td>Overvoltage VS (Programmable Threshold)</td> <td>yes (default value)</td> <td>no²⁾</td> <td>yes</td> <td>no</td> <td>Table 25</td> <td>Chapter 10.5.1</td> </tr> <tr> <td>Overvoltage VS shutdown</td> <td>yes</td> <td>no²⁾</td> <td>yes</td> <td>no</td> <td>Table 24</td> <td>Chapter 10.5.1</td> </tr> <tr> <td>Undervoltage VS (Programmable Threshold)</td> <td>yes (default value)</td> <td>no²⁾</td> <td>yes</td> <td>no</td> <td>Table 25</td> <td>Chapter 10.5.1</td> </tr> </table>	Overvoltage VS (Programmable Threshold)	yes (default value)	no ²⁾	yes	no	Table 25	Chapter 10.5.1	Overvoltage VS shutdown	yes	no ²⁾	yes	no	Table 24	Chapter 10.5.1	Undervoltage VS (Programmable Threshold)	yes (default value)	no ²⁾	yes	no	Table 25	Chapter 10.5.1	<p>Table 21 Diagnostic overview</p> <table border="1" data-bbox="1314 848 2043 991"> <tr> <td>Overvoltage VS (Programmable Threshold)</td> <td>yes (default value)</td> <td>no⁵⁶⁾</td> <td>yes</td> <td>no</td> <td>Table 25</td> <td>Chapter 10.5.1</td> </tr> <tr> <td>Undervoltage VS (Programmable Threshold)</td> <td>yes (default value)</td> <td>no⁵⁶⁾</td> <td>yes</td> <td>no</td> <td>Table 25</td> <td>Chapter 10.5.1</td> </tr> </table>	Overvoltage VS (Programmable Threshold)	yes (default value)	no ⁵⁶⁾	yes	no	Table 25	Chapter 10.5.1	Undervoltage VS (Programmable Threshold)	yes (default value)	no ⁵⁶⁾	yes	no	Table 25	Chapter 10.5.1													
Overvoltage VS (Programmable Threshold)	yes (default value)	no ²⁾	yes	no	Table 25	Chapter 10.5.1																																												
Overvoltage VS shutdown	yes	no ²⁾	yes	no	Table 24	Chapter 10.5.1																																												
Undervoltage VS (Programmable Threshold)	yes (default value)	no ²⁾	yes	no	Table 25	Chapter 10.5.1																																												
Overvoltage VS (Programmable Threshold)	yes (default value)	no ⁵⁶⁾	yes	no	Table 25	Chapter 10.5.1																																												
Undervoltage VS (Programmable Threshold)	yes (default value)	no ⁵⁶⁾	yes	no	Table 25	Chapter 10.5.1																																												
	<p>10.5.1 Vs Voltage Monitoring</p> <p>The Vs supply voltage is monitored (under- and overvoltage detection). The threshold, the error reaction and the filter time can be adjusted via SPI. Additionally to the overvoltage detection a maximum overvoltage threshold, the so called overvoltage shutdown, is set to signalize the μC that a maximum rating violation might has been occurred at the pin Vs. The failure behavior and the threshold of the shutdown is not adjustable. The shutdown failure behavior is fix as a latched error.</p> <p>Register Err_sd bit 6 indicates overvoltage Vs shutdown and register Err_e bit 3 and bit 2 for undervoltage and overvoltage detection at pin Vs.</p> <p>Additionally the VS voltage is stored in register res_vs and can be read out via SPI.</p>	<p>10.5.1 Vs Voltage Monitoring</p> <p>The Vs supply voltage is monitored (under- and overvoltage detection). The threshold, the error reaction and the filter time can be adjusted via SPI.</p> <p>Register Err_sd bit 6 indicates overvoltage Vs shutdown and register Err_e bit 3 and bit 2 for undervoltage and overvoltage detection at pin Vs.</p> <p>Additionally the VS voltage is stored in register res_vs and can be read out via SPI.</p>																																																

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																								
10.2.2 Failure Behavior Configuration	<p>Table 24 Shutdown Error Overview²¹⁾ 22</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>sd_clk_fail</td> <td>Internal Clock Supervision Shutdown⁸⁰⁾</td> <td>ARE</td> <td>Active</td> <td>Low (LE)</td> </tr> </tbody> </table> <p>⁸⁰⁾ In the case of monitoring clock stops operation fault reaction of output stages is latched error</p>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸⁰⁾	ARE	Active	Low (LE)	<p>Table 24 Shutdown Error Overview²¹⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>sd_clk_fail</td> <td>Internal Clock Supervision Shutdown⁸⁰⁾</td> <td>ARE or LE</td> <td>Active</td> <td>Low (ARE or LE)</td> </tr> </tbody> </table> <p>⁸⁰⁾ Failure reaction can be ARE or LE dependent on type of internal fault</p>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸⁰⁾	ARE or LE	Active	Low (ARE or LE)
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																					
3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸⁰⁾	ARE	Active	Low (LE)																					
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																					
3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸⁰⁾	ARE or LE	Active	Low (ARE or LE)																					
10.2.2 Failure Behavior Configuration	<p>Table 24 Shutdown Error Overview⁷⁸⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>sd_uv_cb</td> <td>Undervoltage CB Shutdown</td> <td>ARE</td> <td>Active</td> <td>Low (LE)</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (LE)	<p>Table 24 Shutdown Error Overview⁷⁸⁾</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> <th>Output Stages</th> <th>Charge Pumps</th> <th>ERR Pin</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>sd_uv_cb</td> <td>Undervoltage CB Shutdown</td> <td>ARE</td> <td>Active</td> <td>Low (ARE)</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin	4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (ARE)
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																					
4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (LE)																					
Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin																					
4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (ARE)																					
10.5.16 Overload Digital Output Pins	<p>10.5.16 Overload Digital Output Pins</p> <p>The digital outputs are protected against short to GND and battery. If one output is shorted the output pad will be disconnected, a dedicated error register bit will be set. The pin ERR will be set to low. To unlock the output pin reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.</p> <p>Functionality of the overload detection of the digital output pins is limited, for details please refer to Chapter 16.3.8.</p> <p>Register Err_outp bit 4 to bit 0 indicate a short of a digital output pin.</p>	<p>10.5.16 Overload Digital Output Pins</p> <p>The digital outputs are protected against short to GND and battery. If one output is shorted the output pad will be disconnected, a dedicated error register bit will be set. The pin ERR will be set to low in case pin ERR is not the affected pin. To unlock the output pin reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.</p> <p>Functionality of the overload detection of the digital output pins is limited, for details please refer to Chapter 16.3.7.</p> <p>Register Err_outp bit 4 to bit 0 indicate a short of a digital output pin.</p>																								
10.5.4 High-side Buffer Capacitor Voltage Monitoring	<p>10.5.4 High-side Buffer Capacitor Voltage Monitoring</p> <p>An overvoltage monitoring for the external high-side buffer capacitor guarantees gate source voltage for the external FET not higher as the destructive gate source voltage. Failure behavior and filter time is not configurable. High-side buffer overvoltage monitoring can be deactivated at configuration if diagnosis is not required. In case of overvoltage detection all output stages remain active but charge pump 2 will be deactivated. A reset via ENA is necessary for reactivation of charge pump 2. If overvoltage high-side buffer has been detected and charge pump 2 has been turned off duty cycle operation higher than 95% is not recommended and might end up in undervoltage high-side buffer detection.</p>	<p>10.5.4 High-side Buffer Capacitor Voltage Monitoring</p> <p>An overvoltage monitoring for the external high-side buffer capacitor detects too high gate source voltages for the external FET. The failure behavior and filter time are not configurable. In case of an overvoltage detection, the ERR pin is set low and the dedicated error bit in the register is set. The 2nd charge pump is deactivated and all output stages remain active. A reset via ENA is necessary for the reactivation of the 2nd charge pump. If the 2nd charge pump is deactivated, an undervoltage high-side buffer detection might occur mainly at operation with high duty cycles. The overvoltage monitoring for the external high-side buffer capacitor can be deactivated at configuration.</p>																								



Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																
<p>10.5.11.2 Self-test Function for SCD</p> <p>Change valid for all, except TLE9183QK.</p>	<p>Figure 27 Recommended Sequence for Self Test Short Circuit Detection Low-side</p>	<p>Figure 27 Recommended Sequence for Self Test Short Circuit Detection Low-side</p>																
<p>10.6 Electrical Characteristics Protection and Diagnostic Functions</p> <p>Modification valid for all data sheets, except TLE9180D-26QK.</p>	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>$V_{VSUVacc2}$</td> <td>-13.5</td> <td>PROG</td> <td>+13.5</td> <td>%</td> <td>$4.4 V \geq V_{VSUV} < 7.5 V$</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-13.5	PROG	+13.5	%	$4.4 V \geq V_{VSUV} < 7.5 V$	P_11.6.12	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>$V_{VSUVacc2}$</td> <td>-13.5</td> <td>PROG</td> <td>+13.5</td> <td>%</td> <td>$4.2 V \leq V_{VSUV} < 7.5 V$</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-13.5	PROG	+13.5	%	$4.2 V \leq V_{VSUV} < 7.5 V$	P_11.6.12
Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-13.5	PROG	+13.5	%	$4.4 V \geq V_{VSUV} < 7.5 V$	P_11.6.12											
Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-13.5	PROG	+13.5	%	$4.2 V \leq V_{VSUV} < 7.5 V$	P_11.6.12											
<p>10.6 Electrical Characteristics Protection and Diagnostic Functions</p> <p>Modification valid for TLE9180D-26QK only.</p>	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>$V_{VSUVacc2}$</td> <td>-17.5</td> <td>PROG</td> <td>+17.5</td> <td>%</td> <td>$4.4 V \geq V_{VSUV} < 7.5 V$</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-17.5	PROG	+17.5	%	$4.4 V \geq V_{VSUV} < 7.5 V$	P_11.6.12	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (cont'd)</p> <table border="1"> <tr> <td>Accuracy Undervoltage Threshold Vs</td> <td>$V_{VSUVacc2}$</td> <td>-17.5</td> <td>PROG</td> <td>+17.5</td> <td>%</td> <td>$4.0 V \leq V_{VSUV} < 7.5 V$</td> <td>P_11.6.12</td> </tr> </table>	Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-17.5	PROG	+17.5	%	$4.0 V \leq V_{VSUV} < 7.5 V$	P_11.6.12
Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-17.5	PROG	+17.5	%	$4.4 V \geq V_{VSUV} < 7.5 V$	P_11.6.12											
Accuracy Undervoltage Threshold Vs	$V_{VSUVacc2}$	-17.5	PROG	+17.5	%	$4.0 V \leq V_{VSUV} < 7.5 V$	P_11.6.12											
<p>10.5 Electrical Characteristics Protection and Diagnostic Functions</p> <p>Modification valid for TLE9183QK only, other data sheets already updated.</p>	<p>VCC Read Out</p> <table border="1"> <tr> <td>Voltage Detection Range</td> <td>I_{ADCr}</td> <td>0</td> <td>-</td> <td>5.554</td> <td>V</td> <td>0 to FFh</td> <td>P_11.6.86</td> </tr> </table>	Voltage Detection Range	I_{ADCr}	0	-	5.554	V	0 to FFh	P_11.6.86	<p>VCC Read Out</p> <table border="1"> <tr> <td>Voltage Detection Range</td> <td>I_{ADCr}</td> <td>0</td> <td>-</td> <td>5.55</td> <td>V</td> <td>0 to FFh</td> <td>P_11.6.86</td> </tr> </table>	Voltage Detection Range	I_{ADCr}	0	-	5.55	V	0 to FFh	P_11.6.86
Voltage Detection Range	I_{ADCr}	0	-	5.554	V	0 to FFh	P_11.6.86											
Voltage Detection Range	I_{ADCr}	0	-	5.55	V	0 to FFh	P_11.6.86											

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10																																																
10.6 Electrical Characteristics Protection and Diagnostic Function	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (continued)</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>$t_{VCCROP1}$</td> <td>0.6</td> <td>-</td> <td>-</td> <td>μs</td> <td>#7)</td> <td>P_11.6.78</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>$t_{VCCROP2}$</td> <td>20</td> <td>-</td> <td>-</td> <td>μs</td> <td>#7)</td> <td>P_11.6.79</td> </tr> <tr> <td>Temperature Read Out Accuracy</td> <td>t_{Tread}</td> <td>-28</td> <td>-</td> <td>+28</td> <td>K</td> <td>-</td> <td>P_11.6.115</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP1}$	0.6	-	-	μs	#7)	P_11.6.78	Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP2}$	20	-	-	μs	#7)	P_11.6.79	Temperature Read Out Accuracy	t_{Tread}	-28	-	+28	K	-	P_11.6.115	<p>Table 53 Electrical Characteristics - Protection and Diagnostic Functions (continued)</p> <table border="1"> <tr> <td>Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>$t_{VCCROP1}$</td> <td>0.6</td> <td>-</td> <td>-</td> <td>μs</td> <td>#7)</td> <td>P_11.6.78</td> </tr> <tr> <td>Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC</td> <td>$t_{VCCROP2}$</td> <td>20</td> <td>-</td> <td>-</td> <td>μs</td> <td>#7)</td> <td>P_11.6.79</td> </tr> <tr> <td>Temperature Read Out Accuracy</td> <td>t_{Tread}</td> <td>-28</td> <td>-</td> <td>+28</td> <td>K</td> <td>-</td> <td>P_11.6.115</td> </tr> </table>	Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP1}$	0.6	-	-	μs	#7)	P_11.6.78	Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP2}$	20	-	-	μs	#7)	P_11.6.79	Temperature Read Out Accuracy	t_{Tread}	-28	-	+28	K	-	P_11.6.115
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP1}$	0.6	-	-	μs	#7)	P_11.6.78																																											
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP2}$	20	-	-	μs	#7)	P_11.6.79																																											
Temperature Read Out Accuracy	t_{Tread}	-28	-	+28	K	-	P_11.6.115																																											
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP1}$	0.6	-	-	μs	#7)	P_11.6.78																																											
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROP2}$	20	-	-	μs	#7)	P_11.6.79																																											
Temperature Read Out Accuracy	t_{Tread}	-28	-	+28	K	-	P_11.6.115																																											
11.2 Electrical Parameter Phase Feedback Modification valid for all data sheets, except TLE9183QK.	<p>Table 55 Electrical Characteristics - Phase Feedback</p> <table border="1"> <tr> <td>Propagation Delay Time</td> <td>t_{PDfb}</td> <td>-</td> <td>60</td> <td>100</td> <td>ns</td> <td>50%/50% selected</td> <td>P_12.2.6</td> </tr> <tr> <td></td> <td></td> <td></td> <td>70</td> <td>100</td> <td></td> <td>80%/25% selected</td> <td></td> </tr> </table>	Propagation Delay Time	t_{PDfb}	-	60	100	ns	50%/50% selected	P_12.2.6				70	100		80%/25% selected		<p>Table 55 Electrical Characteristics - Phase Feedback</p> <table border="1"> <tr> <td>Propagation Delay Time</td> <td>t_{PDfb}</td> <td>-</td> <td>60</td> <td>110</td> <td>ns</td> <td>50%/50% selected</td> <td>P_12.2.6</td> </tr> <tr> <td></td> <td></td> <td></td> <td>70</td> <td>110</td> <td></td> <td>80%/25% selected</td> <td></td> </tr> </table>	Propagation Delay Time	t_{PDfb}	-	60	110	ns	50%/50% selected	P_12.2.6				70	110		80%/25% selected																	
Propagation Delay Time	t_{PDfb}	-	60	100	ns	50%/50% selected	P_12.2.6																																											
			70	100		80%/25% selected																																												
Propagation Delay Time	t_{PDfb}	-	60	110	ns	50%/50% selected	P_12.2.6																																											
			70	110		80%/25% selected																																												
11.2 Electrical Parameter Phase Feedback Modification valid for TLE9183QK only.	<p>Table 55 Electrical Characteristics - Phase Feedback</p> <table border="1"> <tr> <td>Propagation Delay Time</td> <td>t_{PDfb}</td> <td>-</td> <td>60</td> <td>100</td> <td>ns</td> <td></td> <td>P_12.2.6</td> </tr> </table>	Propagation Delay Time	t_{PDfb}	-	60	100	ns		P_12.2.6	<p>Table 55 Electrical Characteristics - Phase Feedback</p> <table border="1"> <tr> <td>Propagation Delay Time</td> <td>t_{PDfb}</td> <td>-</td> <td>60</td> <td>110</td> <td>ns</td> <td></td> <td>P_12.2.6</td> </tr> </table>	Propagation Delay Time	t_{PDfb}	-	60	110	ns		P_12.2.6																																
Propagation Delay Time	t_{PDfb}	-	60	100	ns		P_12.2.6																																											
Propagation Delay Time	t_{PDfb}	-	60	110	ns		P_12.2.6																																											
13 Operation Modes	<p>Figure 31 Overview of Digital Operation Modes</p> <p>1: INH_N=0 via idle mode to sleep mode 2: Vcc > Vccrop OR Vcc > Vccrop to ROP mode</p>	<p>Figure 31 Overview of Digital Operation Modes</p> <p>1: INH_N=0 via idle mode to sleep mode 2: Vcc > Vccrop OR Vcc > Vccrop to ROP mode 3: Vcc > Vccrop; additional information in Application Note 238 10 16027</p>																																																

Change Overview TLE9180D

Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10
<p>16.3.10 Reduced Operation Mode INH set to low</p> <p>Modification valid for all data sheets, except TLE9180D-26QK & TLE9183QK.</p>		<p>16.3.10 Reduced Operation Mode INH set to low</p> <p>In Reduced Operation Mode if INH is set to „low“ if $V_{CB} < V_{CBVSD}$, Sleep Mode might not be entered. For additional information please refer to TLE9180 Application Note „Reduced Operation Mode INH set to low“.</p>
<p>16 Application Information</p> <p>Modification valid for all data sheets, except TLE9180D-26QK.</p>	 <p>Figure 36 Simplified Application Circuit</p>	 <p>Figure 36 Simplified Application Circuit</p>
<p>16.2.1 Additional Components</p> <p>Modification valid for all data sheets, except TLE9180D-26QK and TLE9183QK.</p>	<p>⁴⁾ D3 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin V_S. The effect can be avoided with sufficient input filtering with C_{VS} and (R_{VS} or D1).</p>	<p>⁸⁾ D3 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin V_S with a slew rate $\geq 6V/100\mu s$. D3 is not required with sufficient filtering at the V_S pin. In case D3 is not used a 100 kΩ pull down to GND at CL1 shall be placed.</p>
<p>16.2.1 Additional Components</p> <p>Modification valid for all data sheets, except TLE9180D-26QK and TLE9183QK.</p>	<p>⁴⁾ D4 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after CB capacitor has been shorted to GND.</p>	<p>⁴⁾ D4 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data.</p>
<p>16.2.1 Additional Components</p> <p>Modification valid for all data sheets, except TLE9180D-26QK and TLE9183QK.</p>	<p>³⁾ D2 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin V_S. Voltage drops at pin V_S in the range from 13V down to 6V shall not be shorter than 100μs. In the case of faster slew rates an input filter is required. For details please contact Infineon.</p>	<p>³⁾ D2 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin V_S with a slew rate $\geq 6V/100\mu s$. D2 is not required with sufficient input filtering at the V_S pin.</p>

Change Overview TLE9180D





Datasheet Chapter	TLE9180D-21QK DS V1.10 / TLE9180D-31QK DS V1.10/ TLE9183QK DS V1.01 / TLE9180D-32QK DS V1.01 / TLE9180D-26QK V1.0	TLE9180D-21QK DS V1.20 / TLE9180D-31QK DS V1.20/ TLE9183QK DS V1.10 / TLE9180D-32QK DS V1.10 / TLE9180D-26QK V1.10								
<p>17 Package Outlines</p> <p>Modification valid for TLE9180D-26QK only.</p>	<p>17 Package Outlines</p>  <p>Figure 38 PG-LQFP-64</p>	<p>17 Package Outlines</p>  <p>Figure 38 PG-LQFP-64</p> <p>1) Does not include mold protrusion 2) Does not include dambar protrusion of 0.08 max All dimensions are in units mm The drawing is in compliance with ISO 128-30, Projection Method 1 [↔]</p> <table border="1" data-bbox="2084 773 2170 873"> <thead> <tr> <th colspan="2">EPAD Dimension</th> </tr> <tr> <th>Ex</th> <th>Ey</th> </tr> </thead> <tbody> <tr> <td>4.5</td> <td>4.5</td> </tr> <tr> <td></td> <td></td> </tr> </tbody> </table>	EPAD Dimension		Ex	Ey	4.5	4.5		
EPAD Dimension										
Ex	Ey									
4.5	4.5									
<p>Front page</p> <p>Modification valid for TLE9180D-26QK only.</p>										

Table of contents

1	Motivation of the change	3
2	Change Overview TLE9180	5
3	Change Overview TLE9180C	18
4	Change Overview TLE9180D	35
5	Hyperlink to the Infineon data base (MyICP)	46

Data sheets and Safety documentation

› MyICP links to the Infineon data base

Sales Code	Datasheet folder	Safety documentation folder
TLE9180-20QK	Infineon-TLE9180-20QK-DS-v01_80-EN	for TLE9180-20QK
TLE9180-21QK	Infineon-TLE9180-21QK-DS-v01_80-EN	for TLE9180-21QK
TLE9180C-21QK	Infineon-TLE9180C-21QK-DS-v01_10-EN	for TLE9180C-21QK and TLE9180C-31QK
TLE9180C-31QK	Infineon-TLE9180C-31QK-DS-v01_10-EN	
TLE9180C-20QK	Infineon-TLE9180C-20QK-DS-v01_10-EN	for TLE9180C-20QK
TLE9180D-21QK	Infineon-TLE9180D-21QK-DS-v01_20-EN	for TLE9180D-21QK and TLE9180D-31QK
TLE9180D-31QK	Infineon-TLE9180D-31QK-DS-v01_20-EN	
TLE9180D-26QK	Infineon-TLE9180D-26QK-DS-v01_10-EN	for TLE9180D-26QK
TLE9180D-32QK	Infineon-TLE9180D-32QK-DS-v01_10-EN	for TLE9180D-32QK
TLE9183QK	Infineon-TLE9183QK-DS-v01_10-EN	for TLE9183QK



Part of your life. Part of tomorrow.