

Product Change Notification / SYST-28GMGL112

D	a	t	۵	•
u	а	L	c	

29-Jun-2021

Product Category:

Linear Op Amps

PCN Type:

Document Change

Notification Subject:

Data Sheet - MCP6476/6R/6U/7/9 Family Data Sheet

Affected CPNs:

SYST-28GMGL112_Affected_CPN_06292021.pdf SYST-28GMGL112_Affected_CPN_06292021.csv

Notification Text:

SYST-28GMGL112

Microchip has released a new Product Documents for the MCP6476/6R/6U/7/9 Family Data Sheet of devices. If you are using one of these devices please read the document located at MCP6476/6R/6U/7/9 Family Data Sheet.

Notification Status: Final

Description of Change: The following is a list of changes:1) Updated Figure 4-2. 2) Updated Section 6.0, Packaging Information. 3) Updated the Product Identification System to include Automotive models. 4) Minor corrections and editorial changes.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 29 Jun 2021

NOTE: Please be advised that this is a change to the document only the product has not been changed.

attachments:
ICP6476/6R/6U/7/9 Family Data Sheet
lease contact your local Microchip sales office with questions or concerns regarding this notification
erms and Conditions:
you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN ome page select register then fill in the required fields. You will find instructions about registering dicrochips PCN email service in the PCN FAQ section.
you wish to <u>change your PCN profile, including opt out,</u> please go to the PCN home page select loged and sign into your myMicrochip account. Select a profile option from the left navigation bar and made applicable selections.

SYST-28GMGL112 - Data Sheet - MCP6476/6R/6U/7/9 Family Data Sheet

Affected Catalog Part Numbers (CPN)

MCP6476RT-E/OT

MCP6476T-E/LT

MCP6476T-E/OT

MCP6476UT-E/LT

MCP6476UT-E/OT

MCP6477-E/MS

MCP6477-E/SN

MCP6477T-E/MS

MCP6477T-E/SN

MCP6479-E/SL

MCP6479-E/ST

MCP6479T-E/SL

MCP6479T-E/ST

Date: Monday, June 28, 2021

SYST-28GMGL112 - Data Sheet - MCP6476/6R/6U/7/9 Family Data Sheet

Affected Catalog Part Numbers(CPN)

MCP6476RT-E/OT

MCP6476T-E/LT

MCP6476T-E/OT

MCP6476UT-E/LT

MCP6476UT-E/OT

MCP6477-E/MS

MCP6477-E/SN

MCP6477T-E/MS

MCP6477T-E/SN

MCP6479-E/SL

MCP6479-E/ST

MCP6479T-E/SL

MCP6479T-E/ST



3 MHz Operational Amplifier with EMI Filtering

Features

- · Low Quiescent Current:
 - 170 µA (maximum)/amplifier
- · Low Input Offset Voltage:
 - ±1.6 mV (maximum)
- · Enhanced EMI Protection:
 - Electromagnetic Interference Rejection Ratio (EMIRR) at 1.8 GHz: 90 dB
- Supply Voltage Range: 1.8V to 5.5V
- · Gain Bandwidth Product: 3 MHz (typical)
- · Rail-to-Rail Input/Output
- · Unity Gain Stable
- · No Phase Reversal
- Quick Start-up Time: 6 µs (typical)
- · Small Packages
- Extended Temperature Range: -40°C to +125°C
- · AEC Q100 Qualified, Grade 1


Applications

- · Smoke Detectors
- Automotive, see Product Identification System (Automotive)
- · Battery-Powered Systems
- · Sensor Conditioning
- · Battery Current Monitoring

Design Aids

- · SPICE Macro Models
- Microchip Advanced Part Selector (MAPS)
- · Analog Demonstration and Evaluation Boards
- · Application Notes

Start-up Time




Description

The Microchip Technology Inc. MCP6476/6R/6U/7/9 operational amplifier (op amp) operates with a single supply voltage as low as 1.8V, while drawing low quiescent current (170 μ A, maximum per amplifier). This op amp also has low input offset voltage (±1.6 mV, maximum), and rail-to-rail input and output operation. In addition, the MCP6476/6R/6U/7/9 is unity gain stable and has a gain bandwidth product of 3 MHz (typical). This combination of features supports battery-powered and portable applications.

The MCP6476/6R/6U/7/9 has enhanced EMI protection minimizing Electromagnetic Interference from external sources. This feature makes it well-suited for EMI-sensitive applications, such as power lines, radio stations and mobile communications.

This product family is offered in single (MCP6476), dual (MCP6477) and quad (MCP6479) packages. All devices are designed using an advanced CMOS process and fully specified in the extended temperature range, from -40°C to +125°C.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings[†]

V _{DD} – V _{SS}	6V
Current at Analog Input Pins (V _{IN} +, V _{IN} -)	±5 mA
Analog Inputs (V _{IN} +, V _{IN} -) ^{††}	$V_{SS} - 0.5V \text{ to } V_{DD} + 0.5V$
Difference Input Voltage	V _{DD} – V _{SS}
Output Short-Circuit Current (Note 1)	
Storage Temperature	65°C to +150°C
Maximum Junction Temperature (T _J)	+150°C
ESD Protection on All Pins (HBM; CDM; MM)	≥ 3 kV; 2 kV; 300V

Note 1: Short-circuit to ground, one amplifier per package.

1.2 Specifications

DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics : Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, V_L = 10 kΩ to V_L and V_L and V_L = 30 pF.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Input Offset								
Input Offset Voltage	Vos	-1.6	_	1.6	mV			
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$	_	±0.6	_	μV/°C	T _A = -40°C to +125°C		
Power Supply Rejection Ratio	PSRR	80	95	_	dB			
Input Bias Current and Impedan	ce							
Input Bias Current	I _B	_	±1	_	pА			
		_	19	_	pА	T _A = +85°C		
		_	200	_	pА	T _A = +125°C		
Input Offset Current	Ios	_	±1	_	pА			
Common-Mode Input Impedance	Z _{CM}	_	10 ¹³ 6	_	Ω pF			
Differential Input Impedance	Z _{DIFF}	_	10 ¹³ 1	_	Ω pF			

[†] Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

^{††} See Section 4.1.2 "Input Voltage Limits".

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

 V_{OH}

 V_{OL}

 I_{SC}

 V_{DD}

lo

t_{start}

 $V_{DD} - 10$

 $V_{DD} - 90$

1.8

 $V_{DD} - 6$

 $V_{DD} - 54$

 $V_{SS} + 6$

 $V_{SS} + 54$

±6

±30

140

6

135

 $V_{SS} + 10$

 $V_{SS} + 90$

5.5

170

mV

mΑ

mΑ

μΑ

μs

 $V_{DD} = 5.5V, R_{L} = 10 \text{ k}\Omega$

 $V_{DD} = 5.5V, R_{L} = 1 k\Omega$

 V_{DD} = 5.5V, R_L = 10 k Ω

 $V_{DD} = 5.5V$, $R_L = 1 k\Omega$

 $V_{DD} = 1.8V$

 $V_{DD} = 5.5V$

 $V_{DD} = 0V \text{ to } 5.5V$

 $I_O = 0$

 V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 30 pF. **Parameters** Sym. Min. Typ. Max. Units **Conditions** Common-Mode $\mathsf{V}_{\mathsf{CMR}}$ Common-Mode Input Voltage $V_{SS} - 0.3$ $V_{DD} + 0.3$ Range $V_{SS} - 0.1$ $V_{DD} + 0.1$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ Common-Mode Rejection Ratio **CMRR** 90 dΒ $V_{DD} = 5.5V$, $V_{CM} = -0.3V \text{ to } 4.1V$ 60 76 dB $V_{DD} = 5.5V$ $V_{CM} = -0.3V \text{ to } 5.8V$ 76 60 $V_{DD} = 1.8V$ dB $V_{CM} = -0.3V \text{ to } 2.1V$ $V_{DD} = 5.5V, V_{CM} = -0.3V$ 50 76 dB to 5.8V (MCP6476/6R/6U) V_{DD} = 1.8V, V_{CM} = -0.3V to 2.1V (MCP6476/6R/6U) 50 76 dB **Open-Loop Gain** A_OL $0.2 < V_{OUT} < (V_{DD} - 0.2V)$ DC Open-Loop Gain 105 126 dB (Large Signal) **Output**

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD} /4,

AC ELECTRICAL SPECIFICATIONS

High-Level Output Voltage

Low-Level Output Voltage

Output Short-Circuit Current

Quiescent Current per Amplifier

Power Supply
Supply Voltage

Start-up Time

Crosstalk

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, $V_{CM} = V_{DD}/4$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$. **Parameters** Sym. Min. Units **Conditions** Typ. Max. **AC Response** Gain Bandwidth Product **GBWP** 3 MHz Phase Margin PM 65 G = +1 V/VSlew Rate SR 3.2 V/µs $V_{DD} = 5.5V$ Settling Time t_s 1.36 To 0.1%, $V_{DD} = 5V$, μs 2V step, G = +1 $\overline{\text{To }0.01\%}$, $V_{DD} = 5V$, 1.63 2V step, G = +1 Total Harmonic Distortion + Noise THD+N 0.0015 % $V_{DD} = 5V$, $V_o = 1 V_{RMS}$, G = +1, f = 1 kHz,80 kHz measurement BW

AC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics : Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, V_L = 10 kΩ to V_L and C_L = 30 pF.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Noise							
Input Noise Voltage	E _{ni}	_	3.8	_	μV _{P-P}	f = 0.1 Hz to 10 Hz	
Input Noise Voltage Density	e _{ni}	_	17	_	nV/√Hz	f = 1 kHz	
		_	14	_	nV/√Hz	f = 10 kHz	
Input Noise Current Density	i _{ni}	_	0.6	_	fA/√Hz	f = 1 kHz	
Electromagnetic Interference	EMIRR	_	48	_	dB	V _{IN} = 100 mV _{PK} , 400 MHz	
Rejection Ratio		_	70	_		V _{IN} = 100 mV _{PK} , 900 MHz	
		_	90	_		V _{IN} = 100 mV _{PK} , 1800 MHz	
		_	93	_		V _{IN} = 100 mV _{PK} , 2400 MHz	
		_	100	_		V _{IN} = 100 mV _{PK} , 5800 MHz	

TEMPERATURE SPECIFICATIONS

Electrical Characteristics : Unless otherwise indicated, $V_{DD} = +1.8V$ to $+5.5V$ and $V_{SS} = GND$.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1	
Storage Temperature Range	T _A	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 5-Lead SC70	θ_{JA}	_	331	_	°C/W		
Thermal Resistance, 5-Lead SOT-23	θ_{JA}	_	221	_	°C/W		
Thermal Resistance, 8-Lead MSOP	θ_{JA}	_	206	_	°C/W		
Thermal Resistance, 8-Lead SOIC	θ_{JA}	_	150	_	°C/W		
Thermal Resistance, 14-Lead TSSOP	θ_{JA}	_	100	_	°C/W		
Thermal Resistance, 14-Lead SOIC	θ_{JA}	_	120	_	°C/W		

Note 1: The internal junction temperature (T_J) must not exceed the absolute maximum specification of +150°C.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_I = $V_{DD}/2$, R_I = 10 k Ω to V_I and C_I = 30 pF.

2.1 DC Inputs




FIGURE 2-1: Input Offset Voltage Histogram.




FIGURE 2-2: Input Offset Voltage Drift Histogram.




FIGURE 2-3: Input Offset Voltage vs. Common-Mode Input Voltage.




FIGURE 2-4: Input Offset Voltage vs. Common-Mode Input Voltage.




FIGURE 2-5: Input Offset Voltage vs. Output Voltage.




FIGURE 2-6: Input Offset Voltage vs. Power Supply Voltage.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 30 pF.




FIGURE 2-7: Input Bias, Offset Current vs. Common-Mode Voltage.




FIGURE 2-8: Input Bias Current vs. Common-Mode Input Voltage.




FIGURE 2-9: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-10: DC Open-Loop Gain vs. Ambient Temperature.




FIGURE 2-11: Measured Input Current vs. Input Voltage (below V_{SS}).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 30 pF.

2.2 Other DC Voltages and Currents




FIGURE 2-12: Quiescent Current vs. Ambient Temperature.




FIGURE 2-13: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-14: Quiescent Current vs. Common-Mode Input Voltage.




FIGURE 2-15: Output Short-Circuit Current vs. Power Supply Voltage.




FIGURE 2-16: Output Voltage Headroom vs. Output Current.




FIGURE 2-17: Output Voltage Headroom vs. Output Current.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.

2.3 **Frequency Response**




FIGURE 2-18:

CMRR, PSRR vs.

Frequency.




FIGURE 2-19: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-20: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-21: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-22: Closed Loop Output Impedance vs. Frequency.




FIGURE 2-23:

EMIRR vs. Frequency.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 30 pF.




FIGURE 2-24: EMIRR vs. RF Input Peak-to-Peak Voltage.




FIGURE 2-25: Channel Separation vs. Frequency.




FIGURE 2-26: Maximum Output Voltage Swing vs. Frequency.

Note: Unless otherwise indicated, T_A= +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/4, V_{OUT} = V_{DD}/2, V_L = V_{DD}/2, R_L = 10 k Ω to V_L and C_L = 30 pF.

2.4 Input Noise

10µ

100n

0.1

Input Noise Voltage Density (V/√Hz)




FIGURE 2-27: Input Noise Voltage Density vs. Common-Mode Voltage.



FIGURE 2-28: Input Noise Voltage Density vs. Frequency.

100

Frequency (Hz)




FIGURE 2-29: 0.1 Hz to 10 Hz Voltage Noise.




FIGURE 2-30: THD + N vs. Frequency.




FIGURE 2-31: THD + N vs. Amplitude.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 30 pF.

2.5 Time Response




FIGURE 2-32: Slew Rate vs. Ambient Temperature.




FIGURE 2-35: Large Signal Noninverting Pulse Response.




FIGURE 2-33: Small Signal Noninverting Pulse Response.




FIGURE 2-36: Large Signal Inverting Pulse Response.




FIGURE 2-34: Small Signal Inverting Pulse Response.




FIGURE 2-37: The MCP6476/6R/6U/7/9 Device Shows No Phase Reversal.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/4$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 30 pF.




FIGURE 2-38:

Start-up Time.




FIGURE 2-39: Load.

Overshoot vs. Capacitive

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1, Table 3-2 and Table 3-3.

TABLE 3-1: PIN FUNCTION TABLE - SINGLES

MCP6476	MCP6476R	MCP6476U	Symbol	Description
5-Lead SC70, SOT-23	5-Lead SOT-23	5-Lead SC70, SOT-23	Зупівої	Description
1	1	4	V _{OUT}	Analog Output
2	5	2	V_{SS}	Negative Power Supply
3	3	1	V _{IN} +	Noninverting Input
4	4	3	V _{IN} -	Inverting Input
5	2	5	V_{DD}	Positive Power Supply

TABLE 3-2: PIN FUNCTION TABLE - DUALS

MCP6477	Symbol	Description
8-Lead MSOP, SOIC	Symbol	Description
1	V _{OUTA}	Analog Output; Op Amp A
2	V _{INA} -	Inverting Input; Op Amp A
3	V _{INA} +	Noninverting Input; Op Amp A
4	V_{SS}	Negative Power Supply
5	V _{INB} +	Noninverting Input; Op Amp B
6	V _{INB} -	Inverting Input; Op Amp B
7	V _{OUTB}	Analog Output; Op Amp B
8	V_{DD}	Positive Power Supply

TABLE 3-3: PIN FUNCTION TABLE – QUADS

MCP6479	Cumbal	Description		
14-Lead TSSOP, SOIC	Symbol	Description		
1	V _{OUTA}	Analog Output; Op Amp A		
2	V _{INA} -	Inverting Input; Op Amp A		
3	V _{INA} +	Noninverting Input; Op Amp A		
4	V_{DD}	Positive Power Supply		
5	V _{INB} +	Noninverting Input; Op Amp B		
6	V _{INB} -	Inverting Input; Op Amp B		
7	V _{OUTB}	Analog Output; Op Amp B		
8	V _{OUTC}	Analog Output; Op Amp C		
9	V _{INC} -	Inverting Input; Op Amp C		
10	V _{INC} +	Noninverting Input; Op Amp C		
11	V _{SS}	Negative Power Supply		
12	V _{IND} +	Noninverting Input; Op Amp D		
13	V _{IND} -	Inverting Input; Op Amp D		
14	V _{OUTD}	Analog Output; Op Amp D		

3.1 Analog Outputs

The analog output pins $(V_{\mbox{\scriptsize OUTx}})$ are low-impedance voltage sources.

3.2 Analog Inputs

The noninverting and inverting inputs (V_{INx} +, V_{INx} -) are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins (V_{SS}, V_{DD})

The positive power supply (V_{DD}) is 1.8V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} needs bypass capacitors.

4.0 APPLICATION INFORMATION

The MCP6476/6R/6U/7/9 operational amplifier is unity gain stable and suitable for a wide range of general purpose applications.

4.1 Rail-to-Rail Input

4.1.1 PHASE REVERSAL

The MCP6476/6R/6U/7/9 op amp is designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-37 shows the input voltage exceeding the supply voltage with no phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the voltages at the input pins (see **Section 1.1 "Absolute Maximum Ratings**†").

The Electrostatic Discharge (ESD) protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many, but not all, overvoltage conditions, and to minimize the Input Bias (I_B) current.




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} ; their breakdown voltage is high enough to allow normal operation. At 0.5V above V_{DD} or below V_{SS} , the input currents are typically less than 5 mA. Very fast ESD events that meet the specification are limited so that damage does not occur.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the currents into the input pins (see Section 1.1 "Absolute Maximum Ratings†").

Figure 4-2 shows one approach to protecting these inputs. The resistors, R_1 and R_2 , limit the possible currents in or out of the input pins through the ESD diodes to either V_{DD} or V_{SS} .




FIGURE 4-2: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The input stage of the MCP6476/6R/6U/7/9 op amp uses two differential input stages in parallel. One operates at a low Common-Mode Input Voltage (V $_{CM}$), while the other operates at a high V $_{CM}$. With this topology, the device operates with a V $_{CM}$ up to 300 mV above V $_{DD}$ and 300 mV below V $_{SS}$. The input offset voltage is measured at V $_{CM}$ = V $_{SS}$ – 0.3V and V $_{DD}$ + 0.3V to ensure proper operation.

The transition between the input stages occurs when V_{CM} is near V_{DD} – 0.9V (see Figures 2-3 and 2-4). For the best distortion performance and gain linearity, with noninverting gains, avoid this region of operation.

4.2 Rail-to-Rail Output

The output voltage range of the MCP6476/6R/6U/7/9 op amp is 0.006V (typical) and 5.494V (typical) when R_L = 10 $k\Omega$ is connected to $V_{DD}/2$ and V_{DD} = 5.5V. Refer to Figures 2-16 and 2-17 for more information.

4.3 Start-up

The MCP6476/6R/6U/7/9 family of parts quickly controls the output when power (V_{DD}) is initially applied to the device (start-up). Bypass capacitors are removed during the start-up testing to minimize inrush currents (see Figure 4-3). When the op amp is controlled and is off, the output impedance is high and V_{OUT} will be V_{L} or 1V. When the op amp turns on, the output becomes low-impedance and V_{OUT} will follow the input sine wave; this is used as the start-up time.




FIGURE 4-3: Start-up Test Circuit.

Figure 4-4 shows the input voltage (blue line) for the MCP6477 and the output voltage (black line). When power is first applied to the MCP6477, the output is turned off (Point A) and driven by the load. After 6 μs , the output is turned on (Point B) and V_{OUT} follows the input sine wave.




FIGURE 4-4: Start-up Time Voltages.

4.4 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity gain buffer (G = +1 V/V) is the most sensitive to the capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with the MCP6476/6R/6U/7/9 op amp, a small series resistor at the output ($R_{\rm ISO}$ in Figure 4-5) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth is generally lower than the bandwidth with no capacitance load.




FIGURE 4-5: Output Resistor, R_{ISO}, Stabilizes Large Capacitive Loads.

4.5 Supply Bypass

The MCP6476/6R/6U/7/9 op amp's power supply pin (V_{DD} for single-supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good high-frequency performance. It can use a bulk capacitor (i.e., 1 μ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

4.6 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6476/6R/6U/7/9's bias current at +25°C (±1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-6.




FIGURE 4-6: Example Guard Ring Layout for Inverting Gain.

- 1. Noninverting Gain and Unity Gain Buffer:
 - a) Connect the noninverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - b) Connect the guard ring to the inverting input pin (V_{IN}-). This biases the guard ring to the Common-mode input voltage.
- Inverting gain and transimpedance gain amplifiers (convert current to voltage, such as photo detectors):
 - a) Connect the guard ring to the noninverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the op amp (e.g., V_{DD}/2 or ground).
 - b) Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

4.7 Unused Op Amps

An unused op amp in a dual (MCP6477) or quad (MCP6479) package should be configured as shown in Figure 4-7. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp; the op amp buffers that reference voltage. Circuit B uses the minimum number of components.




FIGURE 4-7: Unused Op Amps.

4.8 Electromagnetic Interference Rejection Ratio (EMIRR) Definitions

The Electromagnetic Interference (EMI) is the disturbance that affects an electrical circuit due to either electromagnetic induction or electromagnetic radiation emitted from an external source.

The parameter which describes the EMI robustness of an op amp is the Electromagnetic Interference Rejection Ratio (EMIRR). It quantitatively describes the effect that an RF interfering signal has on op amp performance. Internal passive filters make EMIRR better compared with older parts. This means that with good PCB layout techniques, your EMC performance should be better.

EMIRR is defined as:

EQUATION 4-1:

$$EMIRR(dB) = 20 \bullet log(\frac{V_{RF}}{\Delta V_{OS}})$$

Where:

 V_{RF} = Peak Amplitude of RF Interfering

Signal (V_{PK})

 ΔV_{OS} = Input Offset Voltage Shift (V)

4.9 Application Circuits

4.9.1 CARBON MONOXIDE GAS SENSOR

A Carbon Monoxide (CO) gas detector is a device that detects the presence of carbon monoxide gas. Usually this is battery powered and transmits audible and visible warnings.

The sensor responds to CO gas by reducing its resistance proportionaly to the amount of CO present in the air exposed to the internal element. On the sensor module, this variable is part of a voltage divider formed by the internal element and potentiometer R_1 . The output of this voltage divider is fed into the noninverting inputs of the MCP6476 op amp. The device is configured as a buffer with unity gain and is used to provide a nonloaded test point for sensor sensitivity.

Because this sensor can be corrupted by parasitic electromagnetic signals, the MCP6476 op amp can be used for conditioning this sensor.

In Figure 4-8, the variable resistor is used to calibrate the sensor in different environments.




FIGURE 4-8: CO Gas Sensor Circuit.

4.9.2 PRESSURE SENSOR AMPLIFIER

The MCP6476/6R/6U/7/9 is well-suited for conditioning sensor signals in battery-powered applications. Many sensors are configured as Wheatstone bridges. Strain gauges and pressure sensors are two common examples.

Figure 4-9 shows a strain gauge amplifier, using the MCP6476/6R/6U/7/9 Enhanced EMI protection device. The difference amplifier with EMI robustness op amp is used to amplify the signal from the Wheatstone bridge. The two op amps, configured as buffers and connected at the outputs of pressure sensors, prevents resistive loading of the bridge by resistors, R1 and R2. Resistors, R1, R2 and R3, R5, need to be chosen with very low tolerance to match the CMRR.




FIGURE 4-9: Pressure Sensor Amplifier.

5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6476/6R/6U/7/9 op amp.

5.1 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify the Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchase and sampling of Microchip parts.

5.2 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip website at www.microchipdirect.com.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 2 (P/N DS51668)
- MCP6XXX Amplifier Evaluation Board 3 (P/N DS51673)
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board (P/N SOIC8EV)
- 5/6-Pin SOT-23 Evaluation Board (P/N VSUPEV2)
- 14-Pin SOIC/TSSOP/DIP Evaluation Board (P/N SOIC14EV)

5.3 Application Notes

The following Microchip Analog Design Notes and Application Notes are available on the Microchip website at www.microchip.com/appnotes, and are recommended as supplemental reference resources:

- ADN003 "Select the Right Operational Amplifier for your Filtering Circuits", Microchip Technology Inc. (DS21821)
- AN722 "Operational Amplifier Topologies and DC Specifications", Microchip Technology Inc. (DS00722)
- AN723 "Operational Amplifier AC Specifications and Applications", Microchip Technology Inc. (DS00723)
- AN884 "Driving Capacitive Loads With Op Amps", Microchip Technology Inc. (DS00884)
- AN990 "Analog Sensor Conditioning Circuits – An Overview", Microchip Technology Inc. (DS00990)
- AN1177 "Op Amp Precision Design: DC Errors", Microchip Technology Inc. (DS01177)
- AN1228 "Op Amp Precision Design: Random Noise", Microchip Technology Inc. (DS01228)
- AN1258 "Op Amp Precision Design: PCB Layout Techniques", Microchip Technology Inc. (DS01258).

These application notes and others are listed in the design guide:


 "Signal Chain Design Guide", Microchip Technology inc. (DS21825).

NOTES:


6.0 PACKAGING INFORMATION

6.1 Package Marking Information


5-Lead SC70 (MCP6476/6U)



Device	Marking
MCP6476	GCNN
MCP6476U	GGNN




5-Lead SOT-23 (MCP6476/6R/6U)





Device	Marking
MCP6476	AAB3
MCP6476U	AAB4
MCP6476R	AAB5
Mata. Ann	lies to E Lood COT 22

Note: Applies to 5-Lead SOT-23.



8-Lead SOIC (MCP6477)







Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Package Marking Information (Continued)


8-Lead MSOP (MCP6477)



14-Lead SOIC (MCP6479)



14-Lead TSSOP (MCP6479)



Example



Example





Example



5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-061-LT Rev E Sheet 1 of 2

Note:

5-Lead Plastic Small Outline Transistor (LT) [SC70]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		5			
Pitch	е	0.65 BSC				
Overall Height	Α	0.80	-	1.10		
Standoff	A1	0.00	-	0.10		
Molded Package Thickness	A2	0.80	-	1.00		
Overall Length	D	2.00 BSC				
Overall Width	E	2.10 BSC				
Molded Package Width	E1	1.25 BSC				
Terminal Width	b	0.15 - 0.40				
Terminal Length	L	0.10 0.20 0.46				
Lead Thickness	С	0.08	-	0.26		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-061-LT Rev E Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	С		2.20	
Contact Pad Width	Х			0.45
Contact Pad Length	Υ			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LT Rev E

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev F Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Units Dimension Limits		MIN	NOM	MAX
Number of Pins	N	5		
Pitch	е	0.95 BSC		
Outside lead pitch	e1	1.90 BSC		
Overall Height	Α	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1	-	-	0.15
Overall Width	Е	2.80 BSC		
Molded Package Width	E1	1.60 BSC		
Overall Length	D	2.90 BSC		
Foot Length	L	0.30	-	0.60
Footprint	L1	0.60 REF		
Foot Angle	ф	0°	-	10°
Lead Thickness	С	0.08	-	0.26
Lead Width	b	0.20	-	0.51

Notes:

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev F Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е	0.95 BSC			
Contact Pad Spacing	С		2.80		
Contact Pad Width (X5)	Х			0.60	
Contact Pad Length (X5)	Υ			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev F

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

Note:

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е	1.27 BSC			
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25 - 0.5			
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	1	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	s MILLIMETERS		S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

Note:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	I.	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	Ī	ı	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	Е		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	80.0	-	0.23
Lead Width	b	0.22	-	0.40

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		·

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2 $\,$

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	IILLIMETER:	S	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	1
Standoff §	A1	0.10	-	0.25
Overall Width	Е		6.00 BSC	
Molded Package Width	ackage Width E1 3.90 BSC			
Overall Length	D		8.65 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	ı
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Υ			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-087 Rev D Sheet 1 of 2

14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		MILLIMETER	S	
Dim	nension Limits	MIN	NOM	MAX
Number of Terminals	N		14	
Pitch	е		0.65 BSC	
Overall Height	Α	ı	_	1.20
Standoff	A1	0.05	_	0.15
Molded Package Thickness	A2	0.80	1.00	1.05
Overall Length	D	4.90	5.00	5.10
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Terminal Width	b	0.19	_	0.30
Terminal Thickness	С	0.09	-	0.20
Terminal Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Lead Bend Radius	R1	0.09	_	_
Lead Bend Radius	R2	0.09	_	_
Foot Angle	θ1	0°	_	8°
Mold Draft Angle	θ2	-	12° REF	_
Mold Draft Angle	θ3	_	12° REF	_

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087 Rev D Sheet 2 of 2

14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Ē		0.65 BSC	
Contact Pad Spacing	С		5.90	
Contact Pad Width (Xnn)	Х			0.45
Contact Pad Length (Xnn)	Y			1.45
Contact Pad to Contact Pad (Xnn)	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2087 Rev D

APPENDIX A: REVISION HISTORY

Revision B (June 2021)

Below is a list of changes:

- Updated Figure 4-2.
- Updated Section 6.0, Packaging Information.
- Updated the **Product Identification System** to include Automotive models.
- · Minor corrections and editorial changes.

Revision A (September 2020)

· Original release of this document.

MCP6476/6R/6U/7/9

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO) r	XI ⁽¹⁾	-x	/XX	XXX ⁽²⁾	Exar	nples:	
Device	Tape a	nd Reel tion	Temperature Range	Package	Class	a)	MCP6476T-E/LT:	Tape and Reel, Extended Temperature, 5-Lead SC-70 Package.
Device:	MCP6476T	Single (Op Amp (Tape and	l Reel) (SC70), SOT-23)	b)	MCP6476T-E/OT:	Tape and Reel, Extended Temperature, 5-Lead SOT-23 Package.
	MCP6476RT MCP6476UT MCP6477	Single (Op Amp (Tape and Op Amp (Tape and	, ,	•	c)	MCP6476RT-E/OT:	Tape and Reel, Extended Temperature, 5-Lead SOT-23 Package.
	MCP6477T MCP6479	Dual Op Dual Op Quad C	o Amp (Tape and F	Reel for SOIC	C, MSOP)	d)	MCP6476UT-E/LT:	•
	MCP6479T		p Amp (Tape and	Reel for SOI	C, TSSOP)	e)	MCP6476UT-E/OT:	•
Temperat Package:	ure Range: LT		-40°C to +125°C ic Package (SC70	1) 5 Lead (M(∩D6476	a)	MCP6477-E/SN:	Extended Temperature, 8-Lead SOIC Package.
rackage.		only)	•	,		b)	MCP6477-E/MS:	Extended Temperature, 8-Lead MSOP Package.
	OT	5-Lea	ic Small Outline To ad (MCP6476 only	<i>'</i>)	,,	c)	MCP6477T-E/SN:	Tape and Reel, Extended Temperature,
	SN		ic Small Outline (3 P6477 only)	3.90 mm), 8-L	.ead	d)	MCP6477T-E/MS:	8-Lead SOIC Package. Tape and Reel,
	MS ST	= Plast	ic MSOP, 8-Lead ic Thin Shrink Sm ead (MCP6479 on	` all Outline (4.	• /			Extended Temperature, 8-Lead MSOP Package.
	SL	= Plast	ic Small Outline, (ead (MCP6479 on	3.90 mm),		a)	MCP6479-E/ST:	Extended Temperature, 14-Lead TSSOP Package.
						b)	MCP6479-E/SL:	Extended Temperature, 14-Lead SOIC Package.
Class	(Blank) VAO		Automotive motive			c)	MCP6479T-E/ST:	Tape and Reel, Extended Temperature, 14-Lead TSSOP Package.
						d)	MCP6479T-E/SL:	Tape and Reel, Extended Temperature, 14-Lead SOIC Package.
Note 1:	number des and is not	cription. T printed c ales Offic	identifier only ap This identifier is u on the device pa e for package av	ised for orde ackage. Che	ering purposes eck with you	s r		
2:	Automotive	parts are	AEC-Q100 qualif	fied, Grade 1				

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART N	<u>о. [х]⁽¹⁾</u>	<u>-x</u>	/XX	<u>XXX⁽²⁾</u>	Examples:			
	- -				a)	MCP6476T-E/LTVAO: Tape and Reel, Automotive,		
Device	Tape and F Option		Package	Class		Extended Temperature,		
	Option	Kange			b)	5-Lead SC70 Package. MCP6476T-E/OTVAO: Tape and Reel, Automotive.		
] "	Extended Temperature,		
Device:	MCP6476T	Single Op Amp (Tap SOT-23)	e and Reel)	(SC70,		5-Lead SOT-23 Package.		
	MCP6476RT	Single Op Amp (Tap	e and Reel)		c)	MCP6476RT-E/OTVAO: Tape and Reel, Automotive		
	WIGH 047 OIKI	(SOT-23)	c and recei			Extended Temperature, 5-Lead SOT-23 Package.		
	MCP6476UT	Single Op Amp (Tap	e and Reel)		d)	MCP6476UT-E/LTVAO: Tape and Reel, Automotive,		
		(SC70, SOT-23)				Extended Temperature,		
	MCP6477	Dual Op Amp				5-Lead SOC70 Package.		
	MCP6477T	Dual Op Amp			(e)	MCP6476UT-E/OTVAO: Tape and Reel, Automotive Extended Temperature,		
		(Tape and Reel for S	SOIC, MSOF	?)		5-Lead SOT-23 Package.		
	MCP6479	Quad Op Amp				· ·		
	MCP6479T	Quad Op Amp (Tape and Reel for S	OPET OICE	D)	a)	MCP6477-E/SNVAO: Extended Temperature,		
		(Tape and Neer for S	OIC, 1330	r <i>)</i>		Automotive, 8-Lead SOIC Package.		
_		F 4000 1 14	2500		(b)	MCP6477-E/MSVAO: Extended Temperature,		
Tempera	ture Range:	$E = -40^{\circ}C \text{ to } +12$	25°C			Automotive,		
						8-Lead MSOP Package.		
Package		 Plastic Package (S 	,.		(c)	MCP6477T-E/SNVAO: Tape and Reel, Automotive.		
	OT =	= Plastic Small Outlin	ne Transisto	ſ		Extended Temperature,		
	SN =	(SOT-23), 5-Lead	o (2 00 mm) 0 Lood		8-Lead SOIC Package.		
	SN =		•), 8-Lead	d)	MCP6477T-E/MSVAO: Tape and Reel,		
						Automotive, Extended Temperature,		
	ST =	 Plastic Thin Shrink (4.4 mm),14-Lead 	Small Outlir	ie,		8-Lead MSOP Package.		
	SL =	= Plastic Small Outlir	ne. (3.90 mm	1).		5		
		14-Lead	, (-7,	a)	MCP6479-E/STVAO: Extended Temperature,		
						Automotive, 14-Lead TSSOP Package.		
Class	(Blank) =	Non-Automotive			b)	MCP6479-E/SLVAO: Extended Temperature,		
	VAO =	= Automotive			-,	Automotive,		
]	14-Lead SOIC Package.		
Note 1:		d Reel identifier only r description. This		_		MCP6479T-E/STVAO: Tape and Reel, Automotive,		
	•	poses and is not p				Extended Temperature,		
		neck with your Micro				14-Lead TSSOP Package.		
	package ava	ilability with the Tape	and Reel	option.	d)	MCP6479T-E/SLVAO: Tape and Reel,		
2:	Automotive p	oarts are AEC-Q100	qualified, G	rade 1		Automotive,		
						Extended Temperature,		

14-Lead SOIC Package.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{@}$ 2020-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8225-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79 **Germany - Garching**

Tel: 49-8931-9700 Germany - Haan

Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820