Product Change Notification / SYST-11GCEA027

Date:

12-Aug-2021

Product Category:

8-bit Microcontrollers, MCUs with transmitters

PCN Type:

Document Change

Notification Subject:

ERRATA - PIC12(L)F1840 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

SYST-11GCEA027_Affected_CPN_08122021.pdf
SYST-11GCEA027_Affected_CPN_08122021.csv

Notification Text:

SYST-11GCEA027

Microchip has released a new Product Documents for the PIC12(L)F1840 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at PIC12(L)F1840 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change:
1) Updated terminology used throughout the errata: "master" replaced by "host", and "slave" replaced by "client".
2) Other minor corrections.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 12 Aug 2021

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

PIC12(L)F1840 Family Silicon Errata and Data Sheet Clarification

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to change your PCN profile, including opt out, please go to the PCN home page select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC12F1840-E/MF
PIC12F1840-E/MFVAO
PIC12F1840-E/P
PIC12F1840-E/SN
PIC12F1840-E/SN027
PIC12F1840-E/SN028
PIC12F1840-E/SNVAO
PIC12F1840-H/MF
PIC12F1840-I/MF
PIC12F1840-I/P
PIC12F1840-I/PC01
PIC12F1840-I/RF
PIC12F1840-I/SN
PIC12F1840-I/SNVAO
PIC12F1840T-E/MF
PIC12F1840T-E/MFVAO
PIC12F1840T-E/RF
PIC12F1840T-E/SN
PIC12F1840T-E/SN027
PIC12F1840T-E/SN028
PIC12F1840T-E/SNV02
PIC12F1840T-E/SNV06
PIC12F1840T-E/SNVAO
PIC12F1840T-H/MFVAO
PIC12F1840T-H/SN029
PIC12F1840T-H/SN030
PIC12F1840T-H/SNV04
PIC12F1840T-H/SNVAO
PIC12F1840T-I/MF
PIC12F1840T-I/RF
PIC12F1840T-I/SN
PIC12F1840T-I/SNV01
PIC12F1840T-I/SNV03
PIC12F1840T-I/SNV05
PIC12F1840T-I/SNVAO
PIC12LF1840-E/MF
PIC12LF1840-E/P
PIC12LF1840-E/SN
PIC12LF1840-I/MF
PIC12LF1840-I/MF026
PIC12LF1840-I/MFV03
PIC12LF1840-I/MFVAO
PIC12LF1840-I/P
PIC12LF1840-I/SN
PIC12LF1840-I/SNVAO
PIC12LF1840T-E/SN

PIC12LF1840T-E/SNVAO
PIC12LF1840T-I/MF
PIC12LF1840T-I/MF021
PIC12LF1840T-I/MF023
PIC12LF1840T-I/MF026
PIC12LF1840T-I/MFV03
PIC12LF1840T-I/MFV04
PIC12LF1840T-I/MFVAO
PIC12LF1840T-I/RF
PIC12LF1840T-I/SN
PIC12LF1840T-I/SNV01
PIC12LF1840T-I/SNV03
PIC12LF1840T-I/SNV05
PIC12LF1840T39A-I/ST
PIC12LF1840T39AT-I/ST
PIC12LF1840T48A-I/ST
PIC12LF1840T48AT-I/ST
PIC12LF1840T48AT-I/ST026

PIC12(L)F1840 Family
Silicon Errata and Data Sheet Clarification

The PIC12(L)F1840 family devices that you have received conform functionally to the current Device Data Sheet (DS40001441**F**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC12(L)F1840 silicon.

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (**A5**).

Data Sheet clarifications and corrections start on page 8, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® X IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB X IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB X IDE project.
3. Configure the MPLAB X IDE project for the appropriate device and hardware debugger.
4. For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ( ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note:	If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC12(L)F1840 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID(1)	Revision ID for Silicon Revision(2)	
		A4	A5
PIC12F1840	01 1011 100	0 0100	0 0101
PIC12LF1840	01 1011 110	0 0100	0 0101

Note 1: The Device ID is located in the configuration memory at address 8006h.

2: Refer to the *"PIC16F/LF1847/PIC12F/LF1840 Memory Programming Specification"* (DS41439) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions(1)	
				A4	A5
Oscillator	Clock switching	1.1	Clock switching fails	X	
Oscillator	Oscillator Start-up Timer	1.2	The OSTS bit remains clear when 4xPLL enabled	X	X
Oscillator	Oscillator Start-up Timer	1.3	The OSTS bit remains set	X	
Host Synchronous Serial Port (MSSP)	SPI Host mode	2.1	The Buffer Full (BF) bit or MSSP Interrupt Flag (SSPIF) bit becomes set half SCK cycle too early	X	X
Host Synchronous Serial Port (MSSP)	SPI Client mode	2.2	SPI host releasing Client Select during Client Sleep mode corrupts data	X	X
Host Synchronous Serial Port (MSSP)	SPI Client mode	2.3	SPI host enabling Client Select too early could lose received data in Client mode	X	X
Host Synchronous Serial Port (MSSP)	SPI Client mode	2.4	WCOL is erroneously set in SPI Client mode during Sleep	X	X
EUSART	Auto-Baud Detect	3.1	Auto-Baud Detect may store incorrect count value in the SPBRG registers	X	
LDO	Low-Power Sleep mode	4.1	Unexpected Resets may occur at ambient temperatures below 0°C	X	
Fixed Voltage Reference (FVR)	Gain Amplifier Output	5.1	Use of FVR module can cause device Reset	X	X
ECCP	Compare mode	6.1	Compare Toggle mode yields unexpected results	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A5**).

1. Module: Oscillator

1.1 Clock Switching

When switching clock sources between INTOSC clock source and an external clock source operating at a different Power mode, one corrupted instruction may be executed after the switch occurs.

This issue does not affect Two-Speed Start-up or the Fail-Safe Clock Monitor operation.

Work around

When clock switching from an external oscillator clock source, first switch to 16 MHz HFINTOSC. Once running at 16 MHz HFINTOSC, configure IRCF to run at the desired frequency.

When clock switching from an INTOSC to an external oscillator clock source, first switch from the desired INTOSC frequency to HFINTOSC High Power mode (8 MHz or 16 MHz). Once running from HFINTOSC, switch to the external oscillator clock source.

Affected Silicon Revisions

A4	A5						
X							

1.2 Oscillator Start-up Timer

When the 4xPLL is enabled, the Oscillator Start-up Timer Status (OSTS) bit always remains clear.

Work around

None.

Affected Silicon Revisions

A4	A5						
X	X						

1.3 Oscillator Start-up Timer (OST) Bit

During the Two-Speed Start-up sequence, the OST is enabled to count 1024 clock cycles. After the count is reached, the OSTS bit is set, the system clock is held low until the next falling edge of the external crystal (LP, XT or HS mode), before switching to the external clock source.

When an external oscillator is configured as the primary clock and Fail-Safe Clock mode is enabled (FCMEN = 1), any of the following conditions will result in the Oscillator Start-up Timer (OST) failing to restart:

- $\overline{\text{MCLR}}$ Reset
- Wake from Sleep
- Clock change from INTOSC to Primary Clock

This anomaly will manifest as a clock failure condition for external oscillators, which take longer than the clock failure time-out period to start.

Work around

None.

Affected Silicon Revisions

A4	A5						
X							

2. Module: Host Synchronous Serial Port (MSSP)

2.1 SPI Host mode

When the MSSP is used in SPI Host mode and the CKE bit is clear (CKE = 0), the Buffer Full (BF) bit and the MSSP Interrupt Flag (SSPIF) bit become set half an SCK cycle early. If the user software immediately reacts to either of the bits being set, a write collision may occur as indicated by the WCOL bit being set.

Work around

To avoid a write collision, use one of the following methods:

Method 1: Add a software delay of one SCK period after detecting the completed transfer (the BF bit or SSPIF bit becomes set) and prior to writing to the SSP1BUF register. Verify the WCOL bit is clear after writing to SSP1BUF. If the WCOL bit is set, clear the bit in software and rewrite the SSP1BUF register.

Method 2: As part of the MSSP initialization procedure, set the CKE bit (CKE = 1).

Affected Silicon Revisions

A4	A5						
X	X						

2.2 SPI Client Mode

When the MSSP module is configured in SPI Client mode with $\overline{SS}$ pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI host releases the $\overline{SS}$ line ($\overline{SS}$ goes high) before the device wakes from Sleep and updates SSP1BUF, the received data will be lost.

Work around

Method 1: The SPI host must wait a minimum of parameter SP83 (1.5 TCY + 40 ns) after the last SCK edge and the additional wake-up time from Sleep (device dependent) before releasing the $\overline{SS}$ line.

Method 2: If both the host and client devices have an available pin, once the client has completed the transaction and BF or SSPIF is set, the client could toggle an output to inform the host that the transaction is complete and that it is safe to release the $\overline{SS}$ line.

Affected Silicon Revisions

A4	A5						
X	X						

2.3 SPI Client Mode

When the MSSP module is configured in SPI Client mode with $\overline{SS}$ pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI host enables $\overline{SS}$ ($\overline{SS}$ goes low) within 1 TCY before Sleep is executed, the data written into the SSP1BUF by the client for transmission will remain in the SSP1BUF, and the byte received by the client will be completely discarded. The MSb of the data byte that is currently loaded into SSP1BUF will be transmitted on each of the eight SCK clocks, resulting in either a 0x00 or 0xFF address to be incorrectly transmitted. This issue typically occurs when the device wakes up from Sleep to process data and immediately goes back to Sleep during the next transmission.

Work around

The SPI client must wait a minimum of 2.25 * TCY from the time the $\overline{SS}$ line becomes active ($\overline{SS}$ goes low) before executing the Sleep command.

Affected Silicon Revisions

A4	A5						
X	X						

2.4 SPI Client Mode

When the MSSP module is configured with either of the Client modes listed below and Sleep is executed during transmission, the WCOL bit is erroneously set. Although the WCOL is set, it does not cause a break in transmission or reception.

Mode 1: SPI Client mode with $\overline{SS}$ disabled (SSPM = 0101) and CKE = 0.

Mode 2: SPI Client mode with $\overline{SS}$ enabled (SSPM = 0100) and $\overline{SS}$ not set and then cleared before each consecutive transmission. This typically occurs during multiple byte transmissions in which the host does not release the $\overline{SS}$ line until all transmission has completed.

Work around

Method 1: The WCOL bit can be ignored since the issue does not interfere with MSSP hardware.

Method 2: Clear the SSPEN bit after each transaction, then set SSPEN before next transaction.

Affected Silicon Revisions

A4	A5						
X	X						

3. Module: EUSART

3.1 Auto-Baud Detect

When using automatic baud detection (ABDEN), on occasion an incorrect count value can be stored at the end of auto-baud detection in the SPBRGH:SPBRGL (SPBRG) registers. The SPBRG value may be off by several counts. This condition happens sporadically when the device clock frequency drifts to a frequency where the SPBRG value oscillates between two different values. The issue is present regardless of the baud rate Configuration bit settings.

Work around

When using auto-baud, it is a good practice to always verify the obtained value of SPBRG, to ensure it remains within the application specifications. Two recommended methods are shown below.

For additional auto-baud information, refer to the technical brief TB3069*, "Use of Auto-Baud for Reception of LIN Serial Communications Devices: Mid-Range and Enhanced Mid-Range"* (DS93069).

EXAMPLE 1: METHOD 1 – EUSART AUTO-BAUD DETECT WORK AROUND

```
#define SPBRG_16BIT *((*int)&SPBRG;    // define location for 16-bit SPBRG value
const int DEFAULT_BAUD = 0x0067;       // Default Auto-Baud value
const int TOL = 0x05;                  // Baud Rate % tolerance
const int MIN_BAUD = DEFAULT_BAUD - TOL;// Minimum Auto-Baud Limit
const int MAX_BAUD = DEFAULT_BAUD + TOL;// Maximum Auto-Baud Limit
   •
   •
   •
ABDEN = 1;                             // Start Auto-Baud
while (ABDEN);                         // Wait until Auto-Baud completes

if((SPBRG_16BIT > MAX_BAUD)||(SPBRG_16BIT < MIN_BAUD))
{                                      // Compare if value is within limits
    SPBRG_16BIT = DEFAULT_BAUD);       // if out of spec, use DEFAULT_BAUD
}
       •                               // if in spec, continue using the
       •                               // Auto-Baud value in SPBRG
       •
```

Note: In firmware, define default, minimum and maximum auto-baud (SPBRG) values according to the application requirements. For example, if the application runs at 9600 baud at 16 MHz, then the default SPBRG value is (assuming 16-bit/Asynchronous mode) **0x67**. The minimum and maximum allowed values can be calculated based on the application. In this example, a ±5% tolerance is required, so tolerance is 0x67 x 5% = 0x05.

EXAMPLE 2: METHOD 2 – EUSART AUTO-BAUD DETECT WORK AROUND

```
#define SPBRG_16BIT *((*int)&SPBRG;          // define location for 16-bit SPBRG value

const int DEFAULT_BAUD = 0x0067;             // Default Auto-Baud value
const int TOL = 0x05;                        // Baud Rate % tolerance
const int MIN_BAUD = DEFAULT_BAUD - TOL;     // Minimum Auto-Baud Limit
const int MAX_BAUD = DEFAULT_BAUD + TOL;     // Maximum Auto-Baud Limit

int Average_Baud;                            // Define Average_Baud variable
int Integrator;                              // Define Integrator variable
   •
   •
   •
Average_Baud = DEFAULT_BAUD;                 // Set initial average Baud rate
Integrator = DEFAULT_BAUD*15;                // The running 16 count average
   •
   •
   •
ABDEN = 1;                                   // Start Auto-Baud
while (ABDEN);                               // Wait until Auto-Baud completes

Integrator+ = SPBRG_16BIT;
Average_Baud = Integrator/16;
if((SPBRG_16BIT > MAX_BAUD)||(SPBRG_16BIT < MIN_BAUD))
{                                            // Check if value is within limits
    SPBRG_16BIT = Average_Baud;              // If out of spec, use previous average
}
else                                         // If in spec, calculate the running
{                                            // average but continue using the
    Integrator+ = SPBRG_16BIT;               // Auto-Baud value in SPBRG
    Average_Baud = Integrator/16;
    Integrator- = Average_Baud;
}
   •
   •
   •
```

Note: Similar to Method 1, define default, minimum and maximum auto-baud (SPBRG) values. In firmware, compute a running average of SPBRG. If the new SPBRG value falls outside the minimum or maximum limits, then use the current running average value (Average_Baud), otherwise use the auto-baud SPBRG value and calculate a new running average. For example, if the application runs at 9600 baud at 16 MHz, then the default SPBRG value is (assuming 16-bit/Asynchronous mode) `0x67`. The minimum and maximum allowed values can be calculated based on the application. In this example, a ±5% tolerance is required, so tolerance is 0x67 x 5% = 0x05.

Affected Silicon Revisions

A4	A5						
X							

4. Module: LDO

4.1. Low-Power Sleep Mode

On very rare occasions, and under the following conditions, the LDO voltage will drop below the minimum VDD, causing unexpected device Resets:

1. Ambient temperatures below 0°C.
2. While in Sleep mode.
3. VREGCON configured for Low-Power Sleep mode (VREGPM = 1).

Work around

For applications that operate at ambient temperatures below 0°C, use the LDO voltage regulator in Normal Power mode (VREGPM = 0).

Affected Silicon Revisions

A4	A5						
X							

5. Module: Fixed Voltage Reference (FVR)

5.1 Gain Amplifier Output

When using the FVR module, if the gain amplifier outputs are set via the CDAFVR or ADFVR bits in FVRCON while the module is disabled (FVREN = 0), the internal oscillator frequency may shift, device current consumption can increase, and a Brown-out Reset may occur.

Work around

Set the FVREN bit of FVRCON to enable the module prior to adjusting the amplifier output selections with the CDAFVR and ADFVR bits. If switching from the 4x output setting to the 1x output setting, select the 2x output setting as an intermediary step. Always set the amplifier output selections to off ('00') before disabling the FVR module.

Affected Silicon Revisions

A4	A5						
X	X						

6. Module: ECCP

6.1 Compare Mode

The ECCP Compare Toggle mode (CCP1M<3:0> bits = 0010) works properly as long as the Timer1 Prescaler value is configured to 1:1. When the Timer1 prescaler value is configured to any other value, the ECCP Compare output yields unexpected results.

Work around

Only use the Compare Toggle mode when the Timer1 Prescaler value is set to 1:1.

Affected Silicon Revisions

A4	A5						
X	X						

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001441**F**):

Note:	Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Section 10.2.1 WDT Is Always On

When the WDT is in the Always On mode (WDTE<1:0> = `11`), it is recommended that the value of the WDTCON0 register not be changed by the application software. Changing the WDTCON0 register value during regular code execution may result in an unexpected Reset.

When operating in this mode, the user must use the default WDT prescaler value of 2s.

The user must operate the WDT module in the Software-Controlled mode (WDTE<1:0> = `01`) if a change in the WDTCON0 register is intended during code execution.

If the period value is to be changed during execution, the following sequence of steps is recommended:

1. Issue a `CLRWDT` instruction
2. Turn off WDT (SWDTEN = `0`)
3. Issue a `CLRWDT` instruction
4. Reconfigure WDT period period
5. Turn WDT on again (SWDTEN = `1`)

APPENDIX A: DOCUMENT REVISION HISTORY

Rev F Document (07/2021)

Updated terminology used throughout the errata: “master” replaced by “host”, and “slave” replaced by “client”. Other minor corrections.

Data Sheet Clarifications:

Added Module 1: Section 10.2.1 WDT Is Always On.

Rev E Document (05/2016)

Removed Module 2 (Resets); Added Modules 1.3, 3, 4, 5 and 6. Other minor corrections.

Rev D Document (07/2015)

Added Modules 3.2 to 3.4 (MSSP); Removed Module 1.1 (Oscillator: HFINTOSC Ready/Stable Bit).

Rev C Document (11/2014)

Added Module 3: MSSP; Other minor corrections.

Data Sheet Clarifications:

Removed Module 1: Electrical Specifications.

Rev B Document (02/2013)

Added MPLAB X IDE; Added Silicon Revision A5; Added Module 2: Resets.

Data Sheet Clarifications:

Removed Module 1 (Oscillator); Added new Module 1: Electrical Specifications.

Rev A Document (02/2012)

Initial release of this document.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

ISBN: 978-1-5224-8649-7

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820