

Low Duty LCD Segment Driver

BU9797AFUV MAX 144 Segments (SEG36×COM4)

General Description

BU9797AFUV is a 1/4 duty general-purpose LCD driver that can be used for consumer / battery operated products and can drive up to 144 LCD Segments. It has integrated display RAM for reducing CPU load. Also, it is designed with low power consumption and no external component needed.

Key Specifications

■ Supply Voltage Range:	+2.5V to +5.5V
■ Operating Temperature Range:	-40°C to +85°C
■ Max Segments:	144Segments
■ Display Duty:	1/4
■ Bias:	1/3
■ Interface:	2wire Serial Interface

Features

- Integrated RAM for Display Data (DDRAM): 36 x 4 bit (Max 144 Segment)
- LCD Drive Output: 4 Common Output, Max 36 Segment Output
- Integrated Buffer AMP for LCD Driving
- Integrated Oscillator Circuit
- No External Components
- Low Power Consumption Design

Applications


- Metering
- Home Automation Goods
- White Goods, Small Appliances
- Healthcare Products
- Battery Operated Products
- etc.

Package

W (Typ.) x D (Typ.) x H (Max.)



Typical Application Circuit



Internal Clock Mode

Figure 1. Typical Application Circuit

Block Diagram




Figure 2. Block Diagram

Pin Configuration




Figure 3. Pin Configuration (TOP VIEW)

Pin Description

Table 1. Pin Description

Pin Name	Pin No.	I/O	Function	Handling when unused
TEST1	13	I	Test input (ROHM use only) Must be connected to VSS	VSS
NC	17	-	Unused terminal	OPEN
OSCIN	14	I	External clock input External clock and Internal clock can be selected by command Must be connected to VSS when using internal oscillator	VSS
SDA	16	I/O	Serial data in-out terminal	-
SCL	15	I	Serial clock terminal	-
VSS	12	I	GND	-
VDD	11	I	Power supply	-
VLCD	10	I	Power supply for LCD driving	-
SEG0 to 35	18-40, 1-5	O	SEGMENT output for LCD driving	OPEN
COM0 to 3	6-9	O	COMMON output for LCD driving	OPEN

Absolute Maximum Ratings (VSS=0V)

Parameter	Symbol	Ratings	Unit	Remarks
Maximum Voltage1	VDD	-0.5 to +7.0	V	Power Supply
Maximum Voltage2	VLCD	-0.5 to VDD	V	LCD Drive Voltage
Power Dissipation	Pd	0.64 ^(Note1)	W	
Input Voltage Range	VIN	-0.5 to VDD+0.5	V	
Operational Temperature Range	Topr	-40 to +85	°C	
Storage Temperature Range	Tstg	-55 to +125	°C	

(Note1) Derate by 6.4mW/°C when operating above Ta=25°C (when mounted in ROHM's standard board).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions (Ta=-40°C to +85°C, VSS=0V)

Parameter	Symbol	Ratings			Unit	Remarks
		Min	Typ	Max		
Power Supply Voltage1	VDD	2.5	-	5.5	V	Power Supply
Power Supply Voltage2	VLCD	0	-	VDD-2.4	V	LCD Drive Voltage, VDD-VLCD ≥ 2.4V

Electrical Characteristics

DC Characteristics (VDD=2.5V to 5.5V, VLCD=0V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
"H" Level Input Voltage	VIH	0.7VDD	-	VDD	V	SDA,SCL,OSCIN
"L" Level Input Voltage	VIL	VSS	-	0.3VDD	V	SDA,SCL,OSCIN
"H" Level Input Current	I _{IH}	-	-	1	μA	SDA,SCL,OSCIN ^(Note2)
"L" Level Input Current	I _{IL}	-1	-	-	μA	SDA,SCL,OSCIN
SDA "L" Level Output Voltage	VOL_SDA	0	-	0.4	V	I _{load} = 3mA
LCD Driver On Resistance	SEG	R _{ON}	-	3	-	I _{load} =±10μA
	COM	R _{ON}	-	3	-	
VLCD Supply Voltage	VLCD	0	-	VDD-2.4	V	VDD-VLCD≥2.4V
Standby Current	IDD1	-	-	5	μA	Display off, Oscillation off
Power Consumption	IDD2	-	7.5	20	μA	VDD=3.3V, VLCD=0V, Ta=25°C Power save mode1, FR=71Hz 1/3 bias, Frame inverse

(Note2) For external clock mode only.

Electrical Characteristics – continued

Oscillation Characteristics (VDD=2.5V to 5.5V, VLCD=0V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Frame Frequency1	f _{CLK1}	56	80	104	Hz	FR = 80Hz setting, VDD=2.5V to 5.5V, Ta=-40°C to +85°C
Frame Frequency2	f _{CLK2}	70	80	90	Hz	FR = 80Hz setting, VDD=3.3V, Ta=25°C
Frame Frequency3	f _{CLK3}	77.5	87.5	97.5	Hz	FR = 80Hz setting, VDD=5.0V, Ta=25°C
Frame Frequency4	f _{CLK4}	67.5	87.5	108	Hz	FR = 80Hz setting, VDD=5.0V, Ta=-40°C to +85°C
External Clock Rise Time	tr	-	-	0.3	μs	External clock mode (OSCIN) ^(Note)
External Clock Fall Time	tf	-	-	0.3	μs	
External Frequency	f _{EXCLK}	15	-	300	KHz	
External Clock Duty	tdty	30	50	70	%	

(Note) <Frame frequency calculation at external clock mode>

- DISCTL 80HZ setting: Frame frequency [Hz] = external clock [Hz] / 512
- DISCTL 71HZ setting: Frame frequency [Hz] = external clock [Hz] / 576
- DISCTL 64HZ setting: Frame frequency [Hz] = external clock [Hz] / 648
- DISCTL 53HZ setting: Frame frequency [Hz] = external clock [Hz] / 768

【Reference Data】




Figure 4. Typical Temperature Characteristics

Electrical Characteristics - continued

MPU interface Characteristics (VDD=2.5V to 5.5V, VLCD=0V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Input Rise Time	tr	-	-	0.3	μs	
Input Fall Time	tf	-	-	0.3	μs	
SCL Cycle Time	tSCYC	2.5	-	-	μs	
"H" SCL Pulse Width	tSHW	0.6	-	-	μs	
"L" SCL Pulse Width	tSLW	1.3	-	-	μs	
SDA Setup Time	tSDS	100	-	-	ns	
SDA Hold Time	tSDH	100	-	-	ns	
Buss Free Time	tBUF	1.3	-	-	μs	
START Condition Hold Time	tHD;STA	0.6	-	-	μs	
START Condition Setup Time	tSU;STA	0.6	-	-	μs	
STOP Condition Setup Time	tSU;STO	0.6	-	-	μs	




Figure 5. Interface Timing

I/O Equivalence Circuit






Figure 6. I/O Equivalence Circuit

Application Example



Internal Clock Mode



External Clock Mode

Figure 7. Example of Application Circuit

Functional Descriptions

Command /Data Transfer Method

BU9797AFUV is controlled by 2wire signal (SDA, SCL).




Figure 8. 2 wire Command/Data Transfer Format

It is necessary to generate START and STOP condition when sending command or display data through this 2 wire serial interface.




Figure 9. Interface Protocol

Slave address = "01111100" : Write Mode
 Slave address = "01111101" : Read Mode

The following procedure shows how to transfer command and display data.

- (1) Generate "START condition".
- (2) Issue Slave address.
- (3) Transfer command and display data.
- (4) Generate "STOP condition"

Acknowledge (ACK)

Data format is comprised of 8 bits, Acknowledge bit is returned after sending 8-bit data. After the transfer of 8-bit data (Slave Address, Command, Display Data), release the SDA line at the falling edge of the 8th clock. The SDA line is then pulled "Low" until the falling edge of the 9th clock SCL. (Output cannot be pulled "High" because of open drain NMOS). If acknowledge function is not required, keep SDA line at "Low" level from 8th falling edge to 9th falling edge of SCL.





Figure 10. Acknowledge Timing

Command Transfer Method

Issue Slave Address (“01111100”) after generating “START condition”.
 For Write Mode set M bit to ‘0’.
 The 1st byte after Slave Address always becomes command input.
 MSB (“command or data judge bit”) of command decide to next data is command or display data.
 When set “command or data judge bit”=‘1’, next byte will be command.
 When set “command or data judge bit”=‘0’, next byte data is display data.




It cannot accept input command once it enters into display data transfer state.
 In order to input command again it is necessary to generate “START condition”.
 If “START condition” or “STOP condition” is sent in the middle of command transmission, command will be cancelled.
 If Slave address is continuously sent following “START condition”, it remains in command input state.
 “Slave address” must be sent right after the “START condition”.
 When Slave Address cannot be recognized in the first data transmission, no Acknowledge bit is generated and next transmission will be invalid. When data is invalid status, if “START condition” is transmitted again, it will return to valid status.

Consider the MPU interface characteristic such as Input rise time and Setup/Hold time when transferring command and data (Refer to MPU Interface).

Write Display and Transfer Method

BU9797AFUV has Display Data RAM (DDRAM) of 36×4=144bit.
 The relationship between data input and display data, DDRAM data and address are as follows;




8-bit data is stored in DDRAM. ADSET command specifies the address to be written, and address is automatically incremented in every 4-bit data.
 Data can be continuously written in DDRAM by transmitting data continuously.
 When RAM data is written successively, after writing RAM data to 23h (SEG35), the address is returned to 00h (SEG0) by the auto-increment function

		DDRAM address													
		00	01	02	03	04	05	06	07	...	21h	22h	23h		
BIT	0	a	e	i	m										COM0
	1	b	f	j	n										COM1
	2	c	g	k	o										COM2
	3	d	h	l	p										COM3
		SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	...	SEG33	SEG34	SEG35		

Display data is written to DDRAM every 4-bit data.
 No need to wait for ACK bit to complete data transfer.

Read Display and Transfer Method

Issue Slave Address (“01111101”) after generating “START condition”.
 For Read Mode set M bit to ‘1’.
 The display data and command register value can be read during Read Mode.
 The Read Mode sequence is shown below.



During Read Mode, the display data can be read from the DDRAM through the SDA line.
 The data will output synchronously to SCL clock input.
 First set address by Write Mode ADSET command to read display data.
 If DDRAM address is not specified before DDRAM read, the read address will start from the current DDRAM address.
 Address will increment automatically by +2 addresses after 8bit data output.
 Master side should output ACK signal after each 8bit data output.
 BU9797AFUV is kept at Read Mode and address increment after receiving ACK signal from master side.
 If there is no ACK response, BU9797AFUV will not keep above read operation, transmit “STOP condition”.
 Read Mode will be stopped by sending “STOP condition”.
 Address will be set to 00h automatically after 23h. (It does not increment to 24h or 25h address)

Shown below is an example of the display data read sequence.





Figure 11. Read Sequence

Read Command Register and Transfer Method

The command registers can be read during Read Mode. The sequence for the command register read is shown below and is similar to the display data read sequence.



Regarding address setting, refer to ADSET command.
 The following register settings can be read in this mode by setting address to 24h and 25h.
 Address does not increment automatically after command register value read.

Register	D7	D6	D5	D4	D3	D2	D1	D0	Address
REG1	0	0	0	P4	P3	P2	P1	P0	24h
REG2	P7	P6	P5	P4	P3	P2	P1	P0	25h

REG1: P4 = Internal/External clock setting
 P3 = Software Reset setting
 P2 to P0 = Blink setting

REG2: P7 to P6 = Frame Frequency setting
 P5 to P4 = Power Save Mode setting
 P3 = Frame/Line inversion setting
 P2 = Display ON/OFF setting
 P1 = All Pixels ON setting
 P0 = All Pixels OFF setting

The ADSET and ICSET setting address map is shown below.

Write Mode		ADSET				ICSET						
RAM Address	D7	D6	D5	D[4:0]	P7	P6	P5	P4	P3	P2 ^(Note)	P1	P0
0000 0000 to 0001 1111	0	0	0	0 0000 to 1 1111	1	1	1	0	1	0	0	0
0010 0000 to 0010 1011	0	0	0	0 0000 to 0 1011	1	1	1	0	1	1	0	0
Read Mode		ADSET				ICSET						
RAM Address	D7	D6	D5	D[4:0]	P7	P6	P5	P4	P3	P2 ^(Note)	P1	P0
0000 0000 to 0001 1111	1	0	0	0 0000 to 1 1111	1	1	1	0	1	0	0	0
0010 0000 to 0010 0101	1	0	0	0 0000 to 0 0101	1	1	1	0	1	1	0	0

(Note) Please take care of ICSET [P2] setting.

Oscillator

The clock signals for logic and analog circuit can be generated from internal oscillator or external clock. If internal oscillator circuit is used, OSCIN must be connected to VSS level. When using external clock mode, input external clock from OSCIN terminal after ICSET command setting.




Figure 12. Internal Clock Mode




Figure 13. External Clock Mode

LCD Driver Bias Circuit

BU9797AFUV generates LCD driving voltage with on-chip Buffer AMP. And it can drive LCD at low power consumption. Line or frame inversion can be set by DISCTL command. Refer to the "LCD driving waveform" for each LCD bias setting.

Blink Timing Generator

BU9797AFUV has Blink function. Blink mode is asserted by BLKCTL command. The Blink frequency varies depending on fclk characteristics at internal clock mode. Refer to Oscillation Characteristics for fCLK.

Reset Initialize Condition

Initial condition after executing Software Reset is as follows.

- Display is OFF.
- DDRAM address is initialized (DDRAM Data is not initialized).

Refer to Command Description for initial value of registers.

Command / Function List

Description List of Command / Function

No.	Command	Function
1	Set IC Operation (ICSET)	Software reset, internal/external clock setting (P2 is MSB data of DDRAM address)
2	Display Control (DISCTL)	Frame frequency, power save mode setting
3	Address Set (ADSET)	DDRAM address setting (00h to 23h)
4	Mode Set (MODESET)	Display on/off setting
5	Blink Control (BLKCTL)	Blink off/0.2/0.3/0.5/1/2Hz blink setting
6	All Pixel Control (APCTL)	All pixels on/off during DISPON

Detailed Command Description

D7 (MSB) is a command or data judgment bit.
Refer to Command and data transfer method.

- C: 0: Next byte is RAM write data.
- 1: Next byte is command.

Set IC Operation (ICSET)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	0	1	P2	P1	P0

P2: MSB data of DDRAM address. Refer to “ADSET” command.

Set software reset execution.

Setup	P1
No operation	0
Software Reset Execute	1

When “Software Reset” is executed, BU9797AFUV is reset to initial condition.
(Refer to Reset initialize condition)

Don't set Software Reset (P1) with P2, P0 at the same time.

Set oscillator mode

Setup	P0	Reset initialize condition
Internal clock	0	○
External clock	1	

Internal clock mode: OSCIN must be connected to VSS level.

External clock mode: Input external clock from OSCIN terminal..

<Frame frequency Calculation at external clock mode>

DISCTL 80Hz setting: Frame frequency [Hz] = external clock [Hz] / 512

DISCTL 71Hz setting: Frame frequency [Hz] = external clock [Hz] / 576

DISCTL 64Hz setting: Frame frequency [Hz] = external clock [Hz] / 648

DISCTL 53Hz setting: Frame frequency [Hz] = external clock [Hz] / 768




Figure 14. OSC MODE Switch Timing

Display Control (DISCTL)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	0	1	P4	P3	P2	P1	P0

Set Power save mode FR.

Setup	P4	P3	Reset initialize condition
Normal mode (80Hz)	0	0	○
Power save mode 1 (71Hz)	0	1	
Power save mode 2 (64Hz)	1	0	
Power save mode 3 (53Hz)	1	1	

Power consumption is reduced in the following order:

Normal mode > Power save mode1 > Power save mode 2 > Power save mode 3.

Set LCD drive waveform.

Setup	P2	Reset initialize condition
Line inversion	0	○
Frame inversion	1	

Power consumption is reduced in the following order:

Line inversion > Frame inversion

Typically, when driving large capacitance LCD, Line inversion will increase the influence of crosstalk.

Regarding driving waveform, refer to LCD driving waveform.

Set Power save mode SR.

Setup	P1	P0	Reset initialize condition
Power save mode 1	0	0	
Power save mode 2	0	1	
Normal mode	1	0	○
High power mode	1	1	

Power consumption is increased in the following order:

Power save mode 1 < Power save mode 2 < Normal mode < High power mode

Use VDD- VLCD ≥ 3.0V in High power mode condition.

(Reference current consumption data)

Setup	Current consumption
Power save mode 1	×0.5
Power save mode 2	×0.67
Normal mode	×1.0
High power mode	×1.8

The data above is for reference only. Actual consumption depends on Panel load.

Address Set (ADSET)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	0	0	P4	P3	P2	P1	P0

The range of address can be set from 000000 to 100011(bin).

Internal register	MSB			LSB		
	Address [5]	Address [4]	Address [3]	Address [2]	Address [1]	Address [0]
Command	ICSET P2	ADSET P4	ADSET P3	ADSET P2	ADSET P1	ADSET P0

Address [5:0]: MSB bit is specified in ICSET P2 and [4:0] are specified as ADSET P4 - P0.

Don't set out of range address, otherwise address will be set to 00000.

Mode Set (MODESET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	1	0	*	P3	P2	*	*

(* : Don't care)

Set display ON and OFF.

Setup	P3	Reset initialize condition
Display OFF (DISPOFF)	0	○
Display ON (DISPON)	1	

Display OFF : Regardless of DDRAM data, all SEGMENT and COMMON output will be stopped after 1frame of OFF data write. Display OFF mode will be disabled after Display ON command.

Display ON : SEGMENT and COMMON output will be active and start to read the display data from DDRAM.

Blink Control (BLKCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	0	P2	P1	P0

(* : Don't care)

Set blink mode.

Blink mode (Hz)	P2	P1	P0	Reset initialize condition
OFF	0	0	0	○
0.5	0	0	1	
1	0	1	0	
2	0	1	1	
0.3	1	0	0	
0.2	1	0	1	

The Blink frequency varies depending on fclk characteristics at internal clock mode. Refer to Oscillation Characteristics for fCLK.

All Pixel Control (APCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	1	1	P1	P0

All display set ON, OFF

Setup	P1	Reset initialize condition
Normal	0	○
All pixel ON (APON)	1	

Setup	P0	Reset initialize condition
Normal	0	○
All pixel OFF (APOFF)	1	

All pixels ON: All pixels are ON regardless of DDRAM data.

All pixels OFF: All pixels are OFF regardless of DDRAM data.


This command is valid in Display on status. The data of DDRAM is not changed by this command.

If set both P1 and P0 = "1", APOFF will be selected.

LCD Driving Waveform

(1/3bias)

Line Inversion



Frame Inversion






Figure 15. LCD Waveform at Line Inversion (1/3bias)

Figure 16. LCD Waveform at Frame Inversion (1/3bias)

Example of Display Data

If LCD layout pattern is like Figure 17 and Figure 18, and display pattern is like Figure 19, display data will be shown as below.




Figure 17. Example COM Line Pattern




Figure 18. Example SEG Line Pattern





Figure 19. Example Display Pattern

<DDRAM data mapping in Figure 19 display pattern>

		S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	
		E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	
		G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
COM0	D0	0	1	1	0	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0
COM1	D1	0	0	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0
COM2	D2	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
COM3	D3	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Address		00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h

Initialize Sequence

Follow the Power-on sequence below to initialize condition.



After Power-on and before sending initialize sequence, each register value, DDRAM address and DDRAM data are random.


Start Sequence

Start Sequence Example1

No.	Input	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions
1	Power on									VDD=0→5V (Tr: Min 1ms to Max 500ms)
	↓									
2	wait min100µs									Initialize BU9797AFUV
	↓									
3	Stop									Stop condition
	↓									
4	Start									Start condition
	↓									
5	Slave address	0	1	1	1	1	1	0	0	Issue slave address
	↓									
6	ICSET	1	1	1	0	1	0	1	0	Software Reset
	↓									
7	BLKCTL	1	1	1	1	0	*	0	0	Blink OFF
	↓									
8	DISCTL	1	0	1	0	0	1	0	0	80Hz, Frame inv., Power save mode1
	↓									
9	ICSET	1	1	1	0	1	*	0	1	External clock input
	↓									
10	ADSET	0	0	0	0	0	0	0	0	RAM address set
	↓									
11	Display Data	*	*	*	*	*	*	*	*	address 00h to 01h
	Display Data	*	*	*	*	*	*	*	*	address 02h to 03h
	⋮									⋮
	Display Data	*	*	*	*	*	*	*	*	address 22h to 23h
	↓									
12	Stop									Stop condition
	↓									
13	Start									Start condition
	↓									
14	Slave address	0	1	1	1	1	1	0	0	Issue slave address
	↓									
15	MODESET	1	1	0	*	1	0	*	*	Display ON
	↓									
16	Stop									Stop condition

(*: don't care)

Start Sequence Example2



BU9797AFUV is initialized with Start Sequence, starts to display with “DISPON Sequence”, updates display data with “RAM Write Sequence” and stops the display with “DISPOFF Sequence”. Execute “DISPON Sequence” in order to restart display.

Initialize Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
Power on wait 100us STOP START									
Slave address	0	1	1	1	1	1	0	0	Execute Software Reset Display OFF RAM address set Display data
ICSET	1	1	1	0	1	0	1	0	
MODESET	1	1	0	0	0	0	0	0	
ADSET	0	0	0	0	0	0	0	0	
Display data ...	*	*	*	*	*	*	*	*	
STOP									

DISPON Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
START									
Slave address	0	1	1	1	1	1	0	0	Execute internal OSC mode Set Display Control Set BLKCTL Set APCTL Display ON
ICSET	1	1	1	0	1	0	0	0	
DISCTL	1	0	1	1	1	1	1	1	
BLKCTL	1	1	1	1	0	0	0	0	
APCTL	1	1	1	1	1	1	0	0	
MODESET	1	1	0	0	1	0	0	0	
STOP									

RAM Write Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
START									
Slave address	0	1	1	1	1	1	0	0	Execute internal OSC mode Set Display Control Set BLKCTL Set APCTL Display ON RAM address set Display data
ICSET	1	1	1	0	1	0	0	0	
DISCTL	1	0	1	1	1	1	1	1	
BLKCTL	1	1	1	1	0	0	0	0	
APCTL	1	1	1	1	1	1	0	0	
MODESET	1	1	0	0	1	0	0	0	
ADSET	0	0	0	0	0	0	0	0	
Display Data ...	*	*	*	*	*	*	*	*	
STOP									

DISPOFF Sequence


Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
START									
Slave address	0	1	1	1	1	1	0	0	Execute internal OSC mode Display OFF
ICSET	1	1	1	0	1	0	0	0	
MODESET	1	1	0	0	0	0	0	0	
STOP									

Abnormal operation may occur in BU9797AFUV due to the effect of noise or other external factor. To avoid this phenomenon, it is highly recommended to input command according to sequence described above during initialization, display ON/OFF and refresh of RAM data.

Cautions in Power ON/OFF

BU9797AFUV has "P.O.R" (Power-On Reset) circuit and Software Reset function. Keep the following recommended Power-On conditions in order to power up properly.

Set power up conditions to meet the recommended t_R , t_F , t_{OFF} , and V_{bot} specification below in order to ensure P.O.R operation.



Recommended condition of t_R , t_F , t_{OFF} , V_{bot} ($T_a=25^\circ\text{C}$)

$t_R^{(Note)}$	$t_F^{(Note)}$	$t_{OFF}^{(Note)}$	$V_{bot}^{(Note)}$
Max 5ms	Max 5ms	Min 20ms	Less than 0.3V

(Note) This function is guaranteed by design, not tested in production process.

Figure 20. Power ON/OFF Waveform

If it is difficult to keep above conditions, execute the following sequence as quickly as possible after Power-On. Note however that it cannot accept command while supply is unstable or below the minimum supply range. Note also that software reset is not a complete alternative to POR function.

1. Generate STOP Condition




Figure 21. Stop Condition

2. Generate START Condition.




Figure 22. Start Condition

3. Issue Slave Address

4. Execute Software Reset (ICSET) Command

Display OFF operation in external clock mode

After receiving MODESET(Display OFF), BU9797AFUV enters to DISPOFF sequence synchronized with frame then Segment and Common ports output VSS level after 1frame of OFF data write.

Therefore, in external clock mode, it is necessary to input the external clock based on each frame frequency setting after sending MODESET(Display OFF).

For the required number of clock, refer to Power save mode FR of DISCTL.

Please input the external clock as below.

- DISCTL 80HZ setting(Frame frequency [Hz] = external clock [Hz] / 512), it needs over 1024clk
- DISCTL 71HZ setting(Frame frequency [Hz] = external clock [Hz] / 576) , it needs over 1152clk
- DISCTL 64HZ setting(Frame frequency [Hz] = external clock [Hz] / 648) , it needs over 1296clk
- DISCTL 53HZ setting(Frame frequency [Hz] = external clock [Hz] / 768) , it needs over 1536clk

Please refer to the timing chart below.




Figure 23. External Clock Stop Timing

Note on the multiple devices be connected to 2 wire interface.

Do not access the other device without power supply (VDD) to the BU9797AFUV.




Figure 24. Example of BUS connection

To control the slope of the falling edge, a capacitor is connected between gate and drain of a NMOS transistor (Refer to Figure25).

The gate is in a high-impedance state when the power supply (VDD) is not supplied.

In this condition, the gate voltage is pulled up by the current flow through the capacitance as a result of the SDA signal's transition from LOW to HIGH.

The NMOS transistor turns on and draws some current (I_{ds}) from the SDA port if the gate voltage (V_g) is higher than the threshold voltage (V_{th}).

An external resistor (R) is connected between the power line and SDA line to keep the SDA line as logic HIGH. But the line cannot be kept as logic HIGH if the voltage drop ($R \cdot I_{ds}$) is large.

Apply power supply(VDD) to BU9797AFUV when the multiple devices are on the same bus.




Figure 25. SDA output cell structure

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued**11. Unused Input Pins**

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.


13. Data transmission

To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent from the occurrence of disturbances on transmission and reception.

Ordering Information




B U 9 7 9 7 A F U V		E 2
Part Number	Package FUV : TSSOP-C48V	Product Rank Packaging and forming specification E2: Embossed tape and reel

Marking Diagram



Physical Dimension, Tape and Reel Information

Package Name	TSSOP-C48V
--------------	------------



(UNIT : mm)
 PKG : TSSOP-C48V
 Drawing No. EX175-5002-1

<Tape and Reel information>

Tape	Embossed carrier tape (with dry pack)
Quantity	2000pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)

Reel 1pin Direction of feed

*Order quantity needs to be multiple of the minimum quantity.

Revision History

Date	Revision	Changes
27. Sep. 2016	001	New Release

Notice

Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - Installation of protection circuits or other protective devices to improve system safety
 - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
 - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - Sealing or coating our Products with resin or other coating materials
 - Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.