

Product Change Notification / SYST-19XFLZ581

Date:

20-May-2022

Product Category:

Current And Power Measurement ICs

PCN Type:

Document Change

Notification Subject:

Data Sheet - PAC195X - Single/Multi-Channel Power Monitor with Accumulator, 32V Full-Scale Range Revision

Affected CPNs:

SYST-19XFLZ581_Affected_CPN_05202022.pdf SYST-19XFLZ581_Affected_CPN_05202022.csv

Notification Text:

SYST-19XFLZ581

Microchip has released a new Product Documents for the PAC195X - Single/Multi-Channel Power Monitor with Accumulator, 32V Full-Scale Range of devices. If you are using one of these devices please read the document located at PAC195X - Single/Multi-Channel Power Monitor with Accumulator, 32V Full-Scale Range

Notification Status: Final

Description of Change: Added the Automotive qualification in Features and Applications.

Impacts to Data Sheet: See above details.

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 20 May 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

| Markings to Distinguish Revised from Unrevised Devices: N/A |
|---|
| Attachments: |
| PAC195X - Single/Multi-Channel Power Monitor with Accumulator, 32V Full-Scale Range |
| Please contact your local Microchip sales office with questions or concerns regarding this notification. |
| Terms and Conditions: |
| If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section. |
| If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

SYST-19XFLZ581 - Data Sheet - PAC195X - Single/Multi-Channel Power Monitor with Accumulator, 32V Full-Scale Range Revision

Affected Catalog Part Numbers (CPN)

PAC1951T-1E/4MX

PAC1951T-2E/4MX

PAC1952T-1E/4MX

PAC1952T-2E/4MX

PAC1953T-E/4MX

PAC1954T-E/4MX

PAC1951T-1E/J6CX

PAC1951T-2E/J6CX

PAC1952T-1E/J6CX

PAC1952T-2E/J6CX

PAC1953T-E/J6CX

PAC1954T-E/J6CX

Date: Friday, May 20, 2022



PAC195X

Single/Multi-Channel Power Monitor with Accumulator, 32V Full-Scale Range

Features

- High-Side/Low-Side Current Monitor with One, Two, Three or Four Channels:
 - 100 mV Full-Scale Range (FSR) for current sense voltage
 - Programmable FSR: -50 mv to +50 mv
 - 16-bit resolution for current measurements
 - External sense resistor sets the full-scale current range
 - Very low input current simplifies routing
- Voltage Monitor with Wide V_{BUS} Range
 - 0V to 32V FSR
 - 16V programmable V_{BUS} option
 - 16-bit resolution for voltage measurements
- V_{SOURCE} Can Be Applied before V_{DD} Is Applied
- Real-Time Auto-Calibration of Offset Error for Voltage and Current
- 1% Power Measurement Accuracy over a Wide Dynamic Range
- On-Chip Accumulation of 30-bit Power Results for Energy Measurement
 - User programmable sampling rates of 8, 64, 256 and 1024 SPS
 - 5120 SPS for a single channel in Burst mode
- · 2.7V to 5.5V Supply Operation
 - 1.62-5.5V capable I²C/SMBus and digital I/O
 - SMBus 3.1 and I²C Fast Mode Plus, 1 Mbps
 - High-Speed mode (3.4 Mbps)
- · SMBus Address 16 Options, Set with Resistor
- · ALERT Features that Can Be Enabled:
 - ALERT on conversion complete
 - ALERT on Over/Undervoltage and Current or Overpower conditions
- Coulomb Counting: When Selected, the Accumulator Accumulates V_{SENSE} Values.
- 8X Averaging Mode for Single-Shot Measurements to Reduce Noise and Offset
- Two Independent ALERT/GPIO pins
- AEC-Q100 Qualified (VQFN)
- · Available Packages
 - 3 x 3 mm 16-Lead VQFN with wettable flanks
 - 2.225 x 2.17 mm 16-Lead WLCSP

Applications

- · Embedded Computing
- Networking
- FPGA Systems
- · Low-Voltage/High-Power AI, GPU
- Industrial
- Linux[®] Applications
- · Notebook and Tablet Computing
- · Cloud, Linux and Server Computing
- · Optical Networking Modules
- Automotive

Computing Platform Support

- Windows[®] 10 Driver
- · Arduino Library
- Python™ Script
- MCC Library


Description

The PAC195X products are one, two, three and four-channel energy monitors, with bus voltage monitors and current sense amplifiers that feed high-resolution ADCs. There are two versions of the PAC195X: the PAC195X-1 devices are for high-side current sensing and the PAC195X-2 devices are for low-side current sensing or floating VBUS applications.


Digital circuitry performs power calculations and energy accumulation. This enables energy monitoring with integration periods up to one year or longer. Bus voltage, sense resistor voltage and accumulated proportional power are stored in registers for retrieval by the system host or embedded controller. The PAC195X devices have a set of digital comparators that allow the user to detect over/undervoltage, over/undercurrent and overpower against user programmed limits for each channel and generate an ALERT when the threshold is exceeded.

The sampling rate and energy integration period can be controlled over SMBus or I²C. Active channel selection, single-shot measurements and other controls are also configurable by the SMBus or I²C. The PAC195X device family uses real-time calibration to minimize the offset error. No input filters are required for this device.


Package Types



PAC195X-1 Functional Block Diagram



PAC195X-2 Functional Block Diagram



| D | Λ | C ₁ | 9 | F | V |
|--------|---|----------------|---|---|---|
| \Box | М | | J | J | Λ |

NOTES:

1.0 ELECTRICAL CHARACTERISTICS


1.1 Electrical Specifications

Absolute Maximum Ratings(†)

| V _{DD} Pin | 0.3 to 6.0V |
|--|----------------|
| Voltage on SENSE- and SENSE+ Pins | 0.3 to 40V |
| Voltage on Any Other Pin to GND | 0.3 to 6.0V |
| Voltage between Sense Pins ((SENSE+ - SENSE-)) | 500 mV |
| Input Current to Any Pin Except V _{DD} | ±100 mA |
| Output Short-Circuit Current | Continuous |
| Operating Ambient Temperature Range | 40°C to +150°C |
| Storage Temperature Range | 55°C to +150°C |
| ESD Rating – All Pins – HBM | 7500V |
| ESD Rating – All Pins – CDM | 2000V |

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

ESD Protection Diagram



DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise specified, T_A = -40°C to +125°C, V_{DD} = 2.7V to 5.5V, V_{BUS} = 0V to 32V; V_{SENSE} = (SENSE+ – SENSE-) = 0V; Typical values are at T_A = +25°C, V_{DD} = 3.3V

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|---|--|-------|------|------|----------|---|
| Power Supply | • | 1 | | | | |
| V _{DD} Range | V _{DD} | 2.7 | _ | 5.5 | V | _ |
| V _{DD} Active Current | I _{DD} | | 395 | 495 | μA | 1024 SPS, 4 channels enabled |
| VDD/ tollvo Garront | טטי | | 395 | 440 | μ, , | 1024 SPS, 4 channels enabled |
| | | | 000 | 110 | | $T_A = 0$ °C to +85°C |
| | | _ | 12 | 25 | 1 | 8 SPS, 4 channels enabled |
| | | | | | | $T_A = 0$ °C to +85°C |
| V _{DD} Sleep Current | I _{DD_SLEEP} | _ | 5 | _ | μA | _ |
| V _{DD} Power-Down Current | I _{DD_PWRDN} | 0 | _ | 8 | μA | _ |
| Minimum V _{DD} Rise | V | | 0.05 | _ | V/ms | 0V to 5V in 100 ms |
| Rate | V _{DD_RISE_MIN} | | 0.00 | | V/IIIS | OV to 5V III 100 IIIs |
| Maximum V _{DD} Rise | $V_{DD_RISE_MAX}$ | _ | 1000 | _ | V/ms | 0V to 5V in 5 μs |
| Rate | N/ | | 4.05 | | \/ | |
| POR Level | V _{POR} | _ | 1.35 | _ | V | <u> — </u> |
| Analog Input Characte | | 0.01 | Ι | | | |
| Bus Voltage Range | V_{BUS} | -0.2V | _ | 32 | V | Common-mode voltage on SENSE pins, referenced to |
| | | | | | | ground |
| V _{SENSE} Differential | V _{SENSE_DIF} | -100 | _ | 100 | mV | _ |
| Input Voltage Range | SLNSL_DII | | | | | |
| SENSE+, SENSE-Pin | I _{SENSE+,} I _{SENSE-} | -6 | 0.6 | 6 | μA | V _{SENSE+} = V _{SENSE-} = Full scale |
| Input Current | | | | | | All states include leakage current |
| | | | | | | and average value of the capacitively coupled switching |
| | | | | | | current. |
| | | -1 | 0.4 | 1 | | V _{SENSE+} = 6V, V _{SENSE-} = 5.9V |
| | | | | | | All states include leakage current |
| | | | | | | and average value of the capacitively coupled switching |
| | | | | | | current. |
| V _{BUS} , V _{SENSE} Input | R _{TRACE} | _ | 1 | _ | kΩ | _ |
| Trace Resistance | | | | | | |
| (allowable trace resistance without | | | | | | |
| measurement error) | | | | | | |
| Measurement Accurac | cy | | | | | |
| V _{SENSE} ADC Data | V _{SENSE_RES} | I — | | 16 | Bits | _ |
| Resolution | OENOL_NEO | | | | | |
| V _{SENSE} LSB Step | V_{SENSE_LSB} | | 1.50 | _ | μV | FSR = 100 mV |
| Size | | _ | 3.05 | _ | | FSR = ±100 mV |
| V _{BUS} LSB Step Size | V_{BUS_LSB} | _ | 488 | _ | μV | FSR = 32V, 16-bit resolution |
| | | _ | 976 | _ | | FSR = ±32V, 16V resolution |
| V _{BUS} ADC Data | V_{BUS_RES} | _ | _ | 16 | Bits | 14 bits are used for power |
| Resolution | | | | | | calculations, 16 bits are reported |
| | | | | | | when the V _{BUS} measurement result is read |
| | | I | l | I | <u> </u> | |

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, T_A = -40°C to +125°C, V_{DD} = 2.7V to 5.5V, V_{BUS} = 0V to 32V; V_{SENSE} = (SENSE+ – SENSE-) = 0V; Typical values are at T₂ = +25°C, V_{DD} = 3.3V

| Typical values are at $T_A = +25$ °C, $V_{DD} = 3.3$ V | | | | | | | |
|--|------------------------------|----------|---------------|----------|---------|---|--|
| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | |
| V _{SENSE} Gain Accuracy | V _{SENSE_} GAIN_ERR | | ±0.1 ±0.3 | ±0.5 | % | At +25°C typical, -40°C to +125°C | |
| V _{SENSE} Offset Accuracy, Referenced to Input | Vsense_offset_err | I | ±25 | ±100 | μV | 16-bit resolution | |
| V _{BUS} Gain Accuracy | V _{BUS_GAIN_ERR} | | ±0.02 ±0.2 | ±0.25 | % | At +25°C typical, -40°C to +125°C | |
| Power Accumulator A | ccuracy (1 Sigma Err | or Range | with > 10 | 000 Accu | mulatio | ons) | |
| Accumulator Error | ACC_Err | _ | 0.1 | _ | % | V _{SENSE} = 97 mV | |
| | | _ | 0.1 | _ | | V _{SENSE} = 10 mV | |
| | | | 1 | _ | | V _{SENSE} = 1 mV | |
| | | | 2 | _ | | V _{SENSE} = 100 μV | |
| | | | 4 | _ | | V _{SENSE} = 50 μV | |
| Active Mode Timing | | | | | | | |
| Time to First Communications | t _{INT_} T | _ | _ | 50 | ms | Time after V _{DD} is applied before it is ready to begin communication and measurement. | |
| Transition from Sleep State to Start of Conversion Cycle | t _{SLEEP_TO_ACTIVE} | _ | _ | 5 | ms | Time from Sleep state exit commanded by register write to the beginning of the conversion cycle. | |
| Digital I/O Pins (SLOV | V/ALERT, SM_CLK, S | M_DATA | Pins) | | | | |
| Input High Voltage | V _{IH} | 1.35 | _ | _ | V | _ | |
| Input Low Voltage | V_{IL} | _ | _ | 0.8 | V | _ | |
| Output Low Voltage | V _{OL} | | _ | 0.4 | V | Sinking 8 mA for the ALERT pins and 20 mA for the CLK pin in all modes. 4 mA for the SDA pin in 3.4 MHz mode. | |
| Leakage Current | I _{LEAK} | -0.5 | _ | +0.5 | μA | Powered or unpowered | |
| Digital I/O Pin (PWRD | N) | | | | | | |
| Input High Voltage | V _{IH} | 1.3 | _ | _ | V | _ | |
| Input Low Voltage | V_{IL} | _ | _ | 0.6 | V | _ | |

AC ELECTRICAL CHARACTERISTICS - I²C/SMBUS TIMING

Electrical Characteristics: Unless otherwise specified, maximum values are at T_A = -40°C to +125°C, V_{DD} = 2.7V to 5.5V, $V_{I/O}$ = 1.62V to 5.5V, V_{BUS} = 0V to 32V; Typical values are at T_A = +25°C, V_{DD} = 3.3V, $V_{I/O}$ = 3.3V, V_{BUS} = 32V, V_{SENSE} = (SENSE+ – SENSE-) = 0V

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
|--|---------------------|-------|------|------|-------|---|
| Clock Frequency | f _{SMB} | 0.010 | _ | 1 | MHz | Fast Mode Plus. No minimum if Time-out is not enabled. |
| | | 0.010 | _ | 3.4 | | High-Speed mode. No minimum if Time-out is not enabled. |
| Spike Suppression | t _{SP} | 0 | _ | 50 | ns | Fast Mode Plus |
| | | 0 | _ | 10 | | High-Speed mode |
| Bus Free Time Stop to Start | t _{BUF} | 0.5 | | 1 | μs | Per SMBus 3.1 |
| Hold Time after Repeated Start | t _{HD:STA} | 0.26 | l | ı | μs | Per SMBus 3.1, Fast Mode Plus |
| Condition | | 0.16 | | ı | | Per SMBus 3.1, High-Speed mode |
| Repeated Start Condition Setup Time | t _{SU:STA} | 0.26 | l | ı | μs | Per SMBus 3.1, Fast Mode Plus |
| | | 0.16 | _ | _ | | Per SMBus 3.1, High-Speed mode |
| Setup Time: Stop | t _{SU:STO} | 0.26 | _ | _ | μs | Per SMBus 3.1, Fast Mode Plus |
| | | 0.16 | _ | _ | | Per SMBus 3.1, High-Speed mode |
| Setup Time: Start | t _{SU:STA} | 0.26 | _ | _ | μs | Per SMBus 3.1, Fast Mode Plus |
| | | 0.16 | _ | _ | | Per SMBus 3.1, High-Speed mode |
| Data Hold Time | t _{HD:DAT} | 0 | l | ı | ns | Per SMBus 3.1, Fast Mode Plus |
| | | 0 | | 70 | | Per SMBus 3.1, High-Speed mode |
| Data Setup Time | t _{SU:DAT} | 50 | | ı | ns | Per SMBus 3.1, Fast Mode Plus |
| | | 10 | _ | _ | | Per SMBus 3.1, High-Speed mode |
| Clock Low Period | t _{LOW} | 0.5 | _ | _ | μs | Per SMBus 3.1, Fast Mode Plus |
| | | 0.16 | _ | _ | | Per SMBus 3.1, High-Speed mode |
| Clock High Period | t _{HIGH} | 0.26 | _ | 50 | μs | Fast Mode Plus |
| | | 0.06 | | 50 | | High-Speed mode |
| Clock/Data Fall Time | t _{FALL} | 12 | _ | 120 | ns | Fast Mode Plus |
| Clock/Data Rise Time | t _{RISE} | | _ | 120 | ns | Fast Mode Plus |
| Clock Fall Time | t _{fCL} | 10 | | 40 | ns | High-Speed mode |
| Clock Rise Time | t _{rCL} | 10 | _ | 40 | ns | High-Speed mode |
| Data Fall Time | t _{fDA} | 10 | _ | 80 | ns | High-Speed mode |
| Data Rise Time | t_{rDA} | 10 | _ | 80 | ns | High-Speed mode |

AC ELECTRICAL CHARACTERISTICS – I²C/SMBUS TIMING (CONTINUED)

Electrical Characteristics: Unless otherwise specified, maximum values are at T_A = -40°C to +125°C, V_{DD} = 2.7V to 5.5V, $V_{I/O}$ = 1.62V to 5.5V, V_{BUS} = 0V to 32V; Typical values are at T_A = +25°C, V_{DD} = 3.3V, $V_{I/O}$ = 3.3V, V_{BUS} = 32V, V_{SENSE} = (SENSE+ – SENSE-) = 0V

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|----------------------|-------------------|------|------|------|-------|---|
| Capacitive Load | C _{LOAD} | | _ | 550 | pF | Per bus line, Fast Mode Plus |
| | | _ | _ | 100 | | Per bus line, High-Speed mode |
| SLOW Pin Pulse Width | SLOWpw | 150 | _ | _ | μs | Pulses narrower than 150 μS may not be detected |

TEMPERATURE SPECIFICATIONS

| Parameters Sym. Min. Typ. Max. Units Conditions | | | | | | | | |
|--|--|--|--|--|--|--|--|--|
| $V_{DD} = 2.7V \text{ to } 5.5V, V_{BUS} = 0V \text{ to } 32V, V_{SENSE+} - V_{SENSE-} = 0$ | | | | | | | | |
| Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40$ °C to +125°C, | | | | | | | | |

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | | |
|-----------------------------------|-------------------|------|-------|------|-------|------------|--|--|
| Temperature Ranges | | | | | | | | |
| Specified Temperature Range | T _A | -40 | _ | +125 | °C | _ | | |
| Operating Temperature Range | T _A | -40 | _ | +125 | °C | _ | | |
| Storage Temperature Range | T _{STG} | -55 | _ | +150 | °C | _ | | |
| Thermal Package Resistance | | | | | | | | |
| Thermal Resistance, 16-Lead VQFN | θ_{JA} | _ | 39.9 | _ | °C/W | _ | | |
| | $\theta_{\sf JC}$ | _ | 23.1 | _ | °C/W | _ | | |
| Thermal Resistance, 16-Ball WLCSP | θ_{JA} | _ | 51.16 | _ | °C/W | _ | | |
| | $\theta_{\sf JC}$ | _ | 4.85 | _ | °C/W | _ | | |

| D | Λ. | ~1 | 10 | E | V |
|---|----|----|----------|---|---|
| | H | C1 | y | J | Λ |

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, maximum values are at $T_A = -40^{\circ}\text{C}$ to +125°C, $V_{DD} = 2.7\text{V}$ to 5.5V, $V_{BUS} = 0\text{V}$ to 32V. Typical values are at $T_A = +25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, $V_{BUS} = 3.3\text{V}$, $V_{SENSE} = (SENSE+ - SENSE-) = 0\text{V}$.




FIGURE 2-1: V_{SENSE} Error vs. V_{SENSE} Input Voltage.




FIGURE 2-2: V_{SENSE} Error vs. V_{SENSE} Input Voltage, Bidirectional Mode.




FIGURE 2-3: V_{SENSE} Error vs. V_{SENSE} Input Voltage, Bidirectional Mode.




FIGURE 2-4: V_{SENSE} Error vs. V_{SENSE} Input Voltage, Bidirectional Mode.




FIGURE 2-5: V_{SENSE} Error vs. V_{SENSE} Input Voltage at Multiple Temperatures.




FIGURE 2-6: V_{SENSE} Error vs. V_{SENSE} Input Voltage at Multiple Temperatures.

Note: Unless otherwise indicated, maximum values are at $T_A = -40$ °C to +125°C, $V_{DD} = 2.7$ V to 5.5V, $V_{BUS} = 0$ V to 32V. Typical values are at $T_A = +25$ °C, $V_{DD} = 3.3$ V, $V_{BUS} = 3.3$ V, $V_{SENSE} = (SENSE+ - SENSE-) = 0$ V.




FIGURE 2-7: V_{SENSE} Error vs. V_{SENSE} Input Voltage at Multiple Temperatures.




FIGURE 2-8: V_{SENSE} Error vs. V_{SENSE} Input Voltage at Multiple Temperatures.




FIGURE 2-9: V_{SENSE} Error vs. V_{SENSE} Input Voltage, Bidirectional Mode (Zoom View).




FIGURE 2-10: V_{SENSE} Error vs. V_{SENSE} Input Voltage, Bidirectional Mode (Zoom View).




FIGURE 2-11: V_{BUS} Error vs. V_{BUS} Input Voltage.




FIGURE 2-12: V_{BUS} Error vs. V_{BUS} Input Voltage at Multiple Temperatures.

Note: Unless otherwise indicated, maximum values are at $T_A = -40$ °C to +125°C, $V_{DD} = 2.7$ V to 5.5V, $V_{BUS} = 0$ V to 32V. Typical values are at $T_A = +25$ °C, $V_{DD} = 3.3$ V, $V_{SENSE} = (SENSE + - SENSE -) = 0$ V.




FIGURE 2-13: V_{BUS} Error vs. V_{BUS} Input Voltage at Multiple Temperatures (Zoom View).




FIGURE 2-14: V_{BUS} Error vs. V_{BUS} Input Voltage (Bipolar Mode).




FIGURE 2-15: V_{BUS} Error vs. V_{BUS} Input Voltage at Multiple Temperatures (Bipolar Mode).




FIGURE 2-16: V_{BUS} Error vs. V_{BUS} Input Voltage at Multiple Temperatures.




FIGURE 2-17: Zero Input Histogram for V_{SENSE} (LSBs, 8X Average Results, Total Measurements 10,000).

Note: Unless otherwise indicated, maximum values are at $T_A = -40$ °C to +125°C, $V_{DD} = 2.7$ V to 5.5V, $V_{BUS} = 0$ V to 32V. Typical values are at $T_A = +25$ °C, $V_{DD} = 3.3$ V, $V_{BUS} = 3.3$ V, $V_{SENSE} = (SENSE+ - SENSE-) = 0$ V.




FIGURE 2-18: Input Offset for V_{BUS} Measurements vs. Temperature.




FIGURE 2-19: Input Offset for V_{SENSE} Measurements vs. Temperature.




FIGURE 2-20: SDA Drive Current vs. V_{OL} at +25°C.




FIGURE 2-21: I_{DD} vs. Temperature and Supply at 1024 SPS.




FIGURE 2-22: I_{DD} in Slow Mode vs. Temperature and Supply.




FIGURE 2-23: I_{DD} vs.Temperature, Supply and Sample Rate.

Note: Unless otherwise indicated, maximum values are at $T_A = -40^{\circ}\text{C}$ to +125°C, $V_{DD} = 2.7\text{V}$ to 5.5V, $V_{BUS} = 0\text{V}$ to 32V. Typical values are at $T_A = +25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, $V_{BUS} = 3.3\text{V}$, $V_{SENSE} = (SENSE+ - SENSE-) = 0\text{V}$.




FIGURE 2-24: Sleep Mode Current vs. Temperature and Supply.




FIGURE 2-25: Power-Down Mode Current vs. Temperature and Supply.




FIGURE 2-26: V_{SENSE} Input Leakage Current vs. Temperature and Common-Mode.




FIGURE 2-27: Average V_{SENSE} Input Current – Active Mode, 1024 SPS vs. Temperature and Common-Mode.




FIGURE 2-28: V_{BUS} Input Leakage Current vs. Temperature and Common-Mode.




FIGURE 2-29: V_{BUS} Input Current – Active Mode, 1024 SPS vs. Temperature and Common-Mode.

PAC195X

Note: Unless otherwise indicated, maximum values are at $T_A = -40$ °C to +125°C, $V_{DD} = 2.7V$ to 5.5V, $V_{BUS} = 0V$ to 32V. Typical values are at $T_A = +25$ °C, $V_{DD} = 3.3V$, $V_{BUS} = 3.3V$, $V_{SENSE} = (SENSE+ - SENSE-) = 0V$.




FIGURE 2-30: Clock Frequency Error -40°C to +125°C. Total Population 768 Devices.




FIGURE 2-31: Clock Frequency Error at +30°C. Total Population 4,723 Devices.




FIGURE 2-32: POR vs. Temperature.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in the two tables below.

TABLE 3-1: PAC195X-1 PIN FUNCTION TABLE

| VQFN | WLCSP | Symbol | Pin Type | Description |
|------|-------------------|------------------------|----------------------|---|
| 1 | C3 | SLOW/ALERT1 | Digital I/O Pin | Default: SLOW Input pin. When high, all channels sample at 8 SPS. The pin may be programmed to function as the ALERT1 pin or GPIO (open-drain). |
| 2 | A4 | V_{DD} | Power for IC | Positive power supply voltage. |
| 3 | B4 | GND | Ground Pin | Ground for the IC. |
| 4 | C4 | SCL | SMBus Clock Input | Clock Input pin. |
| 5 | D4 | SDA | SMBus Data I/O | Open-drain requires a pull-up resistor to Host V _{DD} . |
| 6 | C2 | ADDRSEL | Analog I/O Pin | Address selection for the SMBus client address. |
| 7 | C1 ⁽²⁾ | SENSE3- ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the load side of the sense resistor. |
| 8 | D1 ⁽²⁾ | SENSE3+ ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the supply side of the sense resistor. |
| 9 | D2 ⁽²⁾ | SENSE4- ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the load side of the sense resistor. |
| 10 | D3 ⁽²⁾ | SENSE4+ ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the supply side of the sense resistor. |
| 11 | A3 | SENSE1+ | Analog Input Pin | 0-FSR, connect to the supply side of the sense resistor. |
| 12 | A2 | SENSE1- | Analog Input Pin | 0-FSR, connect to the load side of the sense resistor. |
| 13 | A1 ⁽²⁾ | SENSE2+ ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the supply side of the sense resistor. |
| 14 | B1 ⁽²⁾ | SENSE2- ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the load side of the sense resistor. |
| 15 | B2 | GPIO/ALERT2 | Digital I/O Pin | Default: GPIO, Input mode. May be programmed to be the ALERT2 pin indicator (open-drain) or GPIO (open-drain). |
| 16 | В3 | PWRDN | Digital Input Pin | Active-low puts the device in a Power-Down state (all circuitry is powered down, including SMBus). |
| 17 | _ | EP | N/C | The Exposed Pad is not electrically connected. |

- **Note 1:** VQFN Package: for PAC1951-1, pins 7, 8, 9, 10, 13 and 14 are not connected inside and must be grounded. For PAC1952-1, pins 7, 8, 9 and 10 are not connected inside and must be grounded. For PAC1953-1, pins 9 and 10 are not connected inside and must be grounded.
 - 2: WLCSP Package: for PAC1951-1, pins A1, B1, C1, D1, D2 and D3 are inactive and must be grounded. For PAC1952-1, pins C1,D1, D2, D3 are inactive and must be grounded. For PAC1953-1, pins D2 and D3 are inactive and must be grounded.
 - **3:** Analog Input pins: for any unused channels, connect the SENSE+ and SENSE- pins to ground. Voltage may be applied to the analog input pins before or after V_{DD} is applied to the device.
 - **4:** For the analog input pins, the safe operating voltage range is up to 32V.

TABLE 3-2: PAC195X-2 PIN FUNCTION TABLE

| VQFN | WLCSP | Symbol | Pin Type | Description |
|------|-------------------|------------------------|----------------------|---|
| 1 | C3 | SLOW/ALERT1 | Digital I/O Pin | Default: SLOW input pin. When high, all channels sample at 8 SPS. The pin may be programmed to function as the ALERT1 pin or GPIO (open-drain). |
| 2 | A4 | V_{DD} | Power for IC | Positive power supply voltage. |
| 3 | B4 | GND | Ground Pin | Ground for the IC. |
| 4 | C4 | SCL | SMBus Clock Input | Clock Input pin requires a pull-up resistor V _{DD} voltage for the digital controller. |
| 5 | D4 | SDA | SMBus Data I/O | Open-drain requires a pull-up resistor $V_{\mbox{\scriptsize DD}}$ voltage for the digital controller. |
| 6 | C2 | ADDRSEL | Analog I/O Pin | Address selection for the SMBus client address. |
| 7 | C1 ⁽²⁾ | V _{BUS2-} (1) | Analog Input Pin | 0-FSR, connect to the ground sense point for V _{BUS2} . |
| 8 | D1 ⁽²⁾ | V _{BUS2+} (1) | Analog Input Pin | 0-FSR, connect to V _{BUS2+} . |
| 9 | D2 ⁽²⁾ | SENSE2- ⁽¹⁾ | Analog Input Pin | 0-FSR, connect to the low side of the sense resistor. |
| 10 | D3 ⁽²⁾ | SENSE2+(1) | Analog Input Pin | 0-FSR, connect to the low side of the sense resistor. |
| 11 | А3 | SENSE1+ | Analog Input Pin | 0-FSR, connect to the low side of the sense resistor. |
| 12 | A2 | SENSE1- | Analog Input Pin | 0-FSR, connect to the low side of the sense resistor. |
| 13 | A1 | V _{BUS1+} | Analog Input Pin | 0-FSR, connect to V _{BUS1+} . |
| 14 | B1 | V _{BUS1-} | Analog Input Pin | 0-FSR, connect to the ground sense point for V _{BUS1} . |
| 15 | B2 | GPIO/ALERT2 | Digital I/O Pin | Default: GPIO, Input mode. May be programmed to be the ALERT2 pin indicator (open-drain) or the GPIO function (open-drain). |
| 16 | В3 | PWRDN | Digital Input Pin | Active-low puts the device in a Power-Down state (all circuitry is powered down, including SMBus). |
| 17 | _ | EP | N/C | The Exposed Pad is not electrically connected. |

- Note 1: VQFN Package: for PAC1951-2, pins 7, 8, 9 and 10 are not connected inside and must be grounded.
 - 2: WLCSP: for PAC1952-2, pins C1, D1, D2 and D3 are inactive and must be grounded
 - **3:** Analog Input pins: for any unused channels, connect the SENSE+ and SENSE- pins to ground. Voltage may be applied to the analog input pins before or after V_{DD} is applied to the device. For the PAC195X-2 devices, the SENSE+ and SENSE- pins have a Common-mode range from 0V to 32V.
 - 4: For the analog input pins, the safe operating voltage range is up to 32V.

3.1 SENSE[N]+/- (N = 1, 2, 3, 4)

These two pins form the differential input for measuring voltage across a sense resistor in the application. The positive input (SENSE[N]+) also acts as the input pin for bus voltage.

3.2 Ground (GND)

System ground.

3.3 SMBus Data (SM_DATA)

This is the bidirectional SMBus data pin. This pin is open-drain and requires a pull-up resistor to V_{DD} .

3.4 SMBus Clock (SM_CLK)

This is the SMBus clock input pin and requires an external pull-up resistor, except if used in High-Speed mode, which requires a CMOS driver from the host.

3.5 Positive Power Supply Voltage (V_{DD})

Power supply input pin for the device. 2.7V-5.5V range, bypass with 100 nF ceramic capacitor to ground near the IC.

3.6 Address Selection (ADDRSEL)

Connect a resistor from this pin to ground to select the SMBus address.

3.7 Enable Pin (PWRDN)

Power-down input pin for the device, active-low.

3.8 SLOW/ALERT1

In default mode, if this pin is forced high, the sampling rate is forced to 8 SPS. When it is forced low, the sampling rate is 1024 SPS, unless a different sample rate has been programmed. This pin may be programmed to act as the $\overline{\text{ALERT1}}$ pin. In ALERT mode, the pin needs a pull-up resistor to V_{DD} . In GPIO mode, the default is an input but it can be configured as an output (open-drain).

3.9 GPIO/ALERT2

In default mode, this pin is a GPIO input pin. It can be configured to be an output pin, as well as the ALERT2 function. This pin is an open-drain configuration and needs a pull-up resistor to V_{DD} .

3.10 Exposed Thermal Pad Pin (EP)

The Exposed Pad is not electrically connected. It is recommended that you connect it to ground.

| D | Λ | C ₁ | 9 | F | V |
|--------|---|----------------|---|---|---|
| \Box | М | U I | J | J | Λ |

NOTES:

4.0 GENERAL DESCRIPTION

The PAC195X is an up to four-channel, bidirectional, high-side/low-side current-sensing device with precision voltage measurement capabilities, DSP for power calculation and a power accumulator. PAC1951, PAC1952 and PAC1953 are one, two and three-channel versions of the PAC1954. These devices measure the voltage developed across an external sense resistor (V_{SENSE}) to represent the current of a battery or voltage regulator.

The PAC195X also measures the SENSE+ pin voltages (V_{BUS}). Both V_{BUS} and V_{SENSE} are converted to digital results by a 16-bit ADC and the digital results are multiplied to give V_{POWER} . The V_{POWER} results are accumulated on-chip, which enables energy measurement over the accumulation period.

The PAC195X has an I²C/SMBus interface for digital control and reading results. A system diagram is shown in the figure below.




FIGURE 4-1: PAC195X-1 Typical Application Diagram.




FIGURE 4-2: PAC195X-2 Low-Side Typical Application Diagram.

4.1 Layout Considerations

It is important to optimize the layout of the R_{SENSE} to ensure the most accurate measurements. When R_{SENSE} values are very low, resistor connections and solder joint variation can play a large role in the accuracy of the system. The figure below shows the recommended PCB pattern for a sense resistor (highlighted in red) with wide metal trace for the high-current path. The drawing shows metal, solder paste openings and the resistor outline. V_{SOURCE} connects to the +terminal of the high-current path and the load connects to the -terminal of the high-current path. SENSE+ and SENSE- have a Kelvin connection to the current sense resistor to ensure that no metal with high current is included in the V_{SENSE} measurement path. SENSE+ and SENSE- must be routed as a differential pair to the SENSE inputs at the chip. The input pins allow for a typical $V_{\mbox{\footnotesize SENSE}}$ trace resistance of 1 k Ω , which allows the routing flexibility far from the chip itself on the board.




FIGURE 4-3: PCB Pattern for Sense Resistor.

5.0 DEVICE OVERVIEW

A high-voltage multiplexer connects the input pins to the V_{BUS} and V_{SENSE} amplifiers. The amplifier outputs are sampled simultaneously for each channel, converted by 16-bit ADCs and processed for gain and offset error correction. After each conversion, V_{BUS} and V_{SENSE} are multiplied together to give V_{POWER} .

An internal oscillator and digital control signals control the two ADCs and the MUX. The MUX sequentially connects each channel's amplifiers to the ADC inputs.

The PAC1951-1, PAC1952-1, PAC1953-1 and PAC1954-1 devices share a pin for the V_{BUS} measurement and the source-side voltage V_{SENSE+} across an external current sense resistor, R_{SENSE} . This enables four input channels with eight pins. For PAC1951-2 and PAC1952-2, the chip allows V_{BUS+} and V_{BUS-} to go to separate pins for two channels, unconnected from the V_{SENSE+} and V_{SENSE-} pins. This enables the low-side current measurement.

5.1 Initial Operation

After Power-on Reset and a start-up sequence, the device is in the Active state and begins sampling the inputs sequentially. Voltage and current are sampled for all active channels and power is calculated and accumulated. All active channels are sampled at 1024 SPS by default. Sample rates of 256, 64 or 8 SPS may be programmed over the I²C or SMBus. If the SLOW pin is asserted, the sample rate is 8 SPS. For sampling rates lower than 1024 SPS, the device is in Sleep mode for a portion of the conversion cycle, which results in lower power dissipation. If fewer than four channels are active, power is also reduced.

To read accumulator data and reset the accumulators, the REFRESH command is used. To read the voltage, current, power and accumulator data without resetting the accumulators, the REFRESH_V command is used. Changes to the Control register (01h) are activated by sending any REFRESH command. When a new value is written to the Control register (01h), the new values take effect after the current round robin cycle (actively sampling) or before the next round robin sampling cycle following any REFRESH command.

5.2 REFRESH Command

The host sends the REFRESH command after changing the Control register and/or before reading accumulator data from the device. The host controls the accumulation period in this manner.

The readable registers for the V_{BUS} , V_{SENSE} , Power, accumulator outputs and accumulator count are updated by the REFRESH command and the values are static until the next REFRESH command.

These readable registers will be stable within 1 ms from sending the REFRESH command and may be read by the host at any time up until the next REFRESH command is sent.

Note:

In Burst/Fast modes with one or more channels disabled, the 1 ms REFRESH delay will be 200 µs per channel, with an additional 200 µs delay in Fast mode for the calibration channel. The internal accumulator values and accumulator count are reset by the REFRESH command, but the sampling of the inputs, data conversion and power integration are not interrupted and continue as determined by the settings in the Control register.

Changes written to the Control and Configuration registers take effect within 1 ms after a REFRESH command is sent. Any new commands written within this 1 ms window will be ignored and NACKed to indicate that they are ignored.

The values for V_{BUS} and V_{SENSE} measurement results and Power calculation results respond to the REFRESH command in the same fashion as the accumulators and accumulator count. The readable registers will be stable within 1 ms from sending the REFRESH command and may be read by the host at any time. The internal values continue to be updated according to the sampling plan determined by the settings in the Control register. The results that are sent to the readable registers for V_{BUS} , V_{SENSE} and Power are the values from the most recent complete conversion cycle. See Register 7-1.

5.3 REFRESH_G Command

The REFRESH_G command is identical in every respect to the REFRESH command, but it is used with the I²C General Call address (0000 000). This allows the system to issue a REFRESH command to all of the PAC195X devices in the system with a single command. After the REFRESH_G command, the data may be read device by device to capture a snapshot of the system power and energy for all devices (see Register 7-12). Note that the REFRESH_G command can also be used with a valid client address, but in this case, only the device with this client address will receive the command. In other words, it has the same properties as the REFRESH command with the possibility of being compatible with the I²C General Call address.

5.4 REFRESH V Command

If the user wants to read V_{SENSE} and V_{BUS} results, the most recent Power calculation and/or the accumulator values and count without resetting the accumulators, the REFRESH_V command may be sent. Sending the REFRESH_V command and waiting 1 ms ensure that the V_{SENSE} , V_{BUS} , Power, accumulator and accumulator count values will be stable when read by the host.

Note: In Burst/Fast modes with one more channels disabled, the 1 ms REFRESH delay will be 200 μs per channel, with an additional 200 μs delay in Fast mode for the calibration channel. The internal accumulator values and accumulator count are reset by the REFRESH command, but the sampling of the inputs, data conversion and power integration are not interrupted and continue as determined by the settings in the Control register.

The sampling of the inputs, data conversion and power integration are not interrupted and will continue as determined by the settings in the Control register. The data in these readable registers will remain stable until the next REFRESH or REFRESH_V/G command. The internal accumulator values and accumulator count are unaffected by the REFRESH_V command.

Note that the REFRESH_V command may also be used to activate changes to the Control register, just like the REFRESH command, except with the REFRESH_V command, changes to the Control register will be enacted without resetting the accumulators or accumulator count (see Register 7-13).

5.5 Sleep State

The Sleep state is a lower power state than the Active state. While in this state, the device will draw a supply current of I_{SLEEP} from the V_{DD} pin. The device automatically goes to this state between conversion cycles when sampling rates lower than 1,024 SPS are selected or if fewer than four channels are active. All digital states and data are retained in Sleep state. The device can be put in Sleep state by writing to Register 7-2, followed by a REFRESH REFRESH V command, and sampling will resume when a sampling mode is selected in this register, followed by a REFRESH of REFRESH V command. The device does not go into Sleep state based on any other condition such as static conditions on the SMBus pins. If the SMBus time-out is enabled, it is supported in Sleep mode or Active mode.

5.6 Power-Down State

The Power-Down state is entered only by pulling the PWRDN pin low. In this state, all circuits on the chip including the SMBus pins are inactive and the device is in a state of minimum power dissipation.

In the Power-Down state, no data are retained in the chip (neither register configuration nor measurement data). When the PWRDN pin is pulled high, integration, measurement and accumulation will resume using the default register settings. The first measurement data may be requested by a REFRESH or REFRESH_V command 50 mSec after the PWRDN pin is pulled high.

There is a bit called POR in Register 7-10 that is set to '1' on POR. This bit may be used to detect that a POR has occurred as follows:

- 1. After the initial POR, clear this bit.
- 2. Poll the register to see if the bit is still cleared.
- If the bit is set when polled, a POR has occurred and the device needs to be reprogrammed (unless operating it with the default programming for all registers).

5.7 Slow Sampling State and ALERT1

If the SLOW/ALERT1 pin is pulled high, the device will sample at 8 SPS. No matter the programmed sample rate, this new SLOW sample rate takes effect on the next conversion cycle (if a round robin conversion cycle is in process when the SLOW pin goes high, that conversion cycle will complete before the SLOW sample rate takes effect).

The SLOW pin can function as the ALERT1 pin instead of the conversion rate control described above. See Section 5.16, "ALERT Functionality" for a complete discussion on the ALERT functionality, including the ALERT2 pin. If this ALERT1 functionality for the SLOW pin is enabled, the pin can no longer be used to control the conversion rate. If a pull-up resistor is attached to the SLOW/ALERT1 pin for ALERT1 functionality, the device will power-up in Slow mode because of being pulled up at power-up. Once the ALERT1 functionality is assigned to the pin (see Register 7-2), conversion will proceed at the default or programmed rate.

The SLOW pin functionality and the ALERT1 functionality cannot be used at the same time on this pin.

If the SLOW pin is configured to serve as an ALERT pin, the slower sampling rate of 8 SPS is available by programming Register 7-2.

If the device is programmed for Single-Shot mode and the SLOW pin is asserted, the first sampling will begin approximately 1ms after the SLOW pin is asserted to allow for the analog circuitry to power up. If the device is in the Sleep state, asserting the SLOW pin will not cause sampling to start.

Whenever the SLOW pin changes the state, a limited REFRESH or REFRESH_V command may be executed by the chip hardware (default is REFRESH). Like any other REFRESH command, this resets the accumulators and accumulator count for a REFRESH command and updates the readable registers for either REFRESH or REFRESH_V. These are limited REFRESH commands because no programmed changes to the Control or Status registers take effect (Control and Status registers are registers 01h, 1Ch, 1Dh and 20h-26h). The readable registers are stable with the new values within 1 ms of the SLOW pin transition.

The Slow register allows a selection of REFRESH or REFRESH_V commands on the SLOW pin transitions, allows this function to be disabled for either edge and also tracks both the state of the SLOW pin and the transitions on the SLOW pin (see Register 7-14).

5.8 Voltage Measurement

The V_{BUS} voltage for each channel is measured by the SENSE+ pin for each channel. A high-voltage multiplexer is connected to each SENSE+ pin and the multiplexer sequentially connects each SENSE+ pin to an ADC input for conversion. The result is stored in a 16-bit V_{BUS} results register and the 14 MSBs are multiplied by the V_{SENSE} number for the V_{POWER} results value. The V_{POWER} results are accumulated in the accumulator.

For the PAC195X, the default FSR is 32V. The device may be programmed for bipolar V_{BUS} measurements. In this Bipolar mode, the mathematical range for V_{BUS} numbers is ± 32 V, the actual range is limited to about -200 mV due to the impact of the ESD structures. This bipolar capability for V_{BUS} enables accurate offset measurement and correction. For bipolar operation, the 16-bit V_{BUS} result is a two's complement (signed) number.

The measured voltage at SENSE+ can be calculated using the following equation. The FSR value stays the same but the maximum range is divided in half.

EQUATION 5-1: BUS VOLTAGE

$$V_{SOURCE} = 32V \times \frac{V_{BUS}}{Denominator}$$

Where:

V_{SOURCE} = The measured voltage on the SENSE+ pin

 V_{BUS} = The value read from the V_{BUS}

results registers

Denominator = 2^{16} for unipolar measurements

= 2¹⁶ for FSR/2 measurements

2¹⁵ for bipolar measurements

5.9 Current Measurement

The PAC195X device family includes high-side current sensing circuits. These circuits measure the voltage (V_{SENSE}) induced across a fixed external current sense resistor (R_{SENSE}) and store the voltage as a 16-bit number in the V_{SENSE} results registers.

The PAC195X current sensing operates with a FSR of 100 mV in Unidirectional mode (default).

When sensing unidirectional currents (the default mode), the ADC results are presented in unsigned binary format. For bidirectional current sensing, the ADC results are in two's complement (signed) format. For bipolar current measurements, the range is ± 100 mV, but use FSR = 100 mV in the equations that follow. For best accuracy on current values near zero, it is recommended to use the bidirectional current mode and 8X average current results.

5.10 Selecting R_{SENSE} Values

 R_{SENSE} can easily be calculated if the maximum current sensed is known, as shown in the following equation. Consider the need to select a value for I_{Max} that includes current peaks well beyond your nominal current.

EQUATION 5-2: CALCULATING R_{SENSE}

$$R_{SENSE} = \frac{FSR}{I_{Max}}$$

Where:

FSR = Full-scale V_{SENSE} voltage input S_{SENSE} = External R_{SENSE} resistor value I_{Max} = Maximum current to measure

Full-Scale Current (FSC) can be calculated with the following equation.

EQUATION 5-3: FULL-SCALE CURRENT

$$FSC = \frac{100 \text{ mV}}{R_{SENSE}}$$

Where:

FSC = Full-Scale Current

R_{SENSE} = External sense resistor value

The actual current through R_{SENSE} can then be calculated using the following equation.

EQUATION 5-4: SENSE CURRENT

 $I_{SENSE} = FSC \times \frac{V_{SENSE}}{Denominator}$

Where:

 I_{SENSE} = Actual bus current

FSC = Full-Scale Current value (from

Equation 5-3)

 V_{SENSE} = The value read from the

V_{SENSE} results registers

Denominator = 2^{16} for unipolar measurements

= 2¹⁶ for FSR/2 measurements

= 2¹⁵ for bipolar measurements

5.11 FSR/2 RANGES

The PAC195X has a new mode called FSR/2. In this mode, the FSR may be reduced by a factor of two for V_{SENSE} and/or V_{BUS} . This mode is programmable on a channel by channel basis, for V_{SENSE} and/or V_{BUS} for each channel. Because of the way the ADC's 17-bit bipolar results are manipulated, in Bipolar/Bidirectional modes, the 16-bit resolution is maintained in FSR/2 and the graphs provided are valid for this mode.

The modes can be enabled for V_{SENSE} and/or V_{BUS} by setting bits in Register 7-19.

TABLE 5-1: FSR/2 RANGES - V_{BUS}

| V _{BUS} Range | PAC195X, FSR = 32V, FSR/2 = 16V | Denominator for Equation 5-1 |
|------------------------|---------------------------------|------------------------------|
| Unipolar 0-FSR | 0.48 mV/LSB | 2 ¹⁶ |
| Bipolar +/-FSR | 0.976 mV/LSB | 2 ¹⁵ |
| Bipolar +/- FSR/2 | 0.48 mV/LSB | 2 ¹⁶ |

TABLE 5-2: FSR/2 RANGES – V_{SENSE}

| V _{SENSE} Range | PAC195X, FSR = 100 mV, FSR/2 = 50 mV | Denominator for Equation 5-4 |
|--------------------------|---|------------------------------|
| Unipolar 0-FSR | 1.5 μV/LSB | 2 ¹⁶ |
| Bipolar +/-FSR | 3.05 μV/LSB | 2 ¹⁵ |
| Bipolar +/- FSR/2 | 1.5 μV/LSB | 2 ¹⁶ |

5.12 ADC Measurements, Offset and 8X Averaging

The PAC195X devices are primarily designed for energy measurements where many power readings are accumulated. This is inherently an averaging process. Individual voltage and current measurements can also benefit from averaging to reduce noise and offset. Averaged values are internally calculated for V_{BUS} and V_{SENSE}, with a rolling average of the most recent eight values present in Register 7-7 and Register 7-8. The average is updated internally after every conversion cycle. The readable registers are updated with REFRESH, REFRESH V REFRESH G commands like all the other readable results registers. These averaged results may be used for the most accurate, lowest noise and lowest offset measurements.

The ADC channels use a special offset canceling technique. If users observe the unaveraged results for near-zero values of V_{BUS} and V_{SENSE} , they may observe a cyclical pattern of offset variation. The user may think this is noise, but in fact it is due to internal circuitry switching through different permutations of offset cancellation circuitry. This small variation in unaveraged offset is canceled in the 8X averaged result and minimized in single-sample results via the offset calibration channel. It is also canceled in the Power Accumulator results. The overall effect is offset that is consistently very close to zero LSB over supply and temperature variations.

The offset canceling technique is illustrated in the following figure. It is very difficult to accurately observe, as it is a challenge to read the data from every conversion cycle. The effect of capturing data points at a rate that does not correspond exactly to the internal sampling rate of the PAC195X can make these permutations appear less periodic and deterministic than they are inside the chip. The data conversion uses one of the permute positions 1-4 for each input on each conversion, cycling through all four permutations in four conversions. When averaged, the permute enabled result shown below is realized, evenly distributed around zero.




FIGURE 5-1: Illustration of the Four Permute Combinations that the ADC Cycles through and the Resulting Low Average Offset. Each Bin Represents One Code.

Results from both the V_{BUS} and the V_{SENSE} ADCs are 17-bit two's complement (signed) internally. There is an additional bit of resolution that is not accessible from the results register. Register 7-11 determines whether the conversion results are reported in the readable registers as unipolar or bipolar numbers. Using bipolar numbers can give more accurate results for very small numbers that may actually be negative for some readings, in addition to measuring bidirectional currents (charging/discharging) and voltages that can dip below ground.

Averaged values are also calculated for V_{BUS} and V_{SENSE} . A rolling average of the most recent eight values is present in Register 7-7 and Register 7-8. These registers require eight conversion cycles after POR before they represent an accurate value, they are updated after every conversion cycle. The readable registers are updated with REFRESH, REFRESH_V or REFRESH_G commands like all the other readable results registers.

5.13 Power and Energy

The PAC195X has a 56-bit accumulator and a 32-bit accumulator counter:

- · 56 bits for accumulator
- · 32 bits for accumulator count
- 30 bits for the power realized by multiplication of the 17-bit current number and a 14-bit voltage number

The FSR for power depends on the external sense resistor used, as shown in the equation below.

EQUATION 5-5: POWER FSR CALCULATION

PowerFSR =
$$(100 \text{ mV/R}_{SENSE}\Omega) \times 32V$$

PowerFSR = $(3.2V^2)/R_{SENSE}\Omega$

Where:

 $R_{SENSE}\Omega$ = External R_{SENSE} resistor value 100 mV = Full-scale V_{SENSE} voltage input 32V = Full-scale V_{BUS} voltage input

The device implements power measurements by multiplying V_{BUS} and V_{SENSE} to give a V_{POWER} result. V_{POWER} values are used to calculate the proportional power, as shown in the equation below. The proportional power is the fractional portion of the FSR power measured in one sample.

EQUATION 5-6: PROPORTIONAL POWER CALCULATION

$$P_{PROP} = \frac{V_{POWER}}{Denominator}$$

Where:

Denominator = 2^{30} (Unipolar mode) = 2^{30} (FSR/2 mode)

= 2²⁹ (Bipolar mode)

To calculate the actual power from the proportional power, multiply by the FSR power, as shown in the equation below. This actual power number is the power measured in one sample.

EQUATION 5-7: POWER CALCULATION

$$P_{ACTUAL} = PowerFSR \times P_{PROP}$$

These $V_{\mbox{POWER}}$ results are digitally accumulated on chip and stored in the $V_{\mbox{ACCN}}$ registers.

The energy calculation in Equation 5-8 and 5-9 uses a different denominator term depending on the Unipolar or Bipolar mode. Bipolar mode for energy applies when the Bipolar/Bidirectional mode is used for V_{BUS} and/or $V_{\text{SENSE}}.$ The equation below shows how to realize this using the accumulator results, accumulator count and the accumulation period, T. In this equation, T must be known from a system clock time stamp or other accurate indicator of the total accumulation period.

EQUATION 5-8: ENERGY CALCULATION

$$Energy = \frac{V_{ACCN}}{Denominator} \times (PwrFSR) \times \frac{T}{AccCount}$$

Where:

 $\begin{array}{rcl} \textit{Denominator} & = & 2^{30} \; (\text{Unipolar mode}) \\ & = & 2^{30} \; (\text{FSR/2 mode}) \\ & = & 2^{29} \; (\text{Bipolar mode}) \end{array}$

EQUATION 5-9: ENERGY CALCULATION

$$Energy = \frac{V_{ACCN}}{Denominator} \times \frac{(PwrFSR)}{f_S}$$

Where:

Denominator = 2^{30} (Unipolar mode) = 2^{30} (FSR/2 mode) = 2^{29} (Bipolar mode)

Equation 5-9 shows how to calculate energy using the accumulated power and the sampling rate, f_s .

5.13.1 ADAPTIVE ACCUMULATOR

The PAC195X has a feature called Adaptive Accumulator mode. In this mode, sampling is programmed at one of the valid sample rates and samples are accumulated. If the SLOW pin is asserted and the device begins sampling at 8 SPS, these samples are shifted by 7 bits to the left and accumulated so as to simulate sampling at the maximum sampling rate, 1024 SPS, and the accumulator count is also incremented by 128 for each sample in Slow mode (when using the Adaptive Accumulator mode) to simulate samples being accumulated at the maximum sampling rate.

This offers a big reduction in host overhead and bus traffic for systems that need to use the SLOW pin for lower power operation during certain times and want to have continuous accurate energy monitoring for both the maximum sampling rate and the SLOW sampling rate.

As shown in Equation 5-8 and Equation 5-9, it is necessary to know the sampling frequency and sampling period for each interval that we want to accumulate energy over. If the SLOW pin is used and the period changes, the accumulator value and count must be fetched and calculated each time the sampling rate changes. With the adaptive accumulator, the data only need to be fetched before the accumulator and/or accumulator count overflow and an accurate energy calculation can be made, independent of how many times the SLOW pin was asserted and deasserted during the period. The sample rate for these calculations is the programmed sample rate.

Because the Adaptive Accumulator mode is the default mode, the feature of an internal REFRESH being generated on assertion/deassertion of the SLOW pin is defaulted to inactive. The user must manually program a REFRESH on SLOW pin transition, if desired, using Register 7-14.

By programming one of the adaptive accumulator sampling rates in Register 7-2 other than 1024 SPS, the accumulator and accumulator count will shift the data and count to mimic accumulation at 1024 SPS.

5.13.2 ADDITIONAL ACCUMULATOR INFORMATION

The math for the power calculation and accumulation inside the chip is always done in two's complement math, no matter what the user sets the output registers to show. V_{BUS} and V_{SENSE} are 17-bit two's complement (signed) numbers internally. V_{POWER} is the product of V_{SENSE} multiplied by the 14 MSBs of V_{BUS} and this is a 30-bit two's complement result (signed) internally. In some cases, this results in a power result that is not identical to the product of the V_{BUS} register multiplied by the V_{SENSE} register. However, the power result from the V_{POWER} results register is more accurate than the product of the V_{BUS} register multiplied by the V_{SENSE} register in these cases, as explained below.

If V_{SENSE} and V_{BUS} are both programmed to be unsigned (unipolar) in register Register 7-11, 16 bits without sign are exported to the V_{BUS} and V_{SENSE} results registers.

If V_{BUS} is programmed to be signed (bipolar) in Register 7-11, the corresponding data are truncated to 16-bit two's complement (signed) for the readable results register.

If V_{SENSE} is programmed to be signed (bidirectional) in register Register 7-11, the corresponding V_{SENSE} register value is truncated to 16-bit two's complement, but the power calculation uses 17-bit two's complement. Therefore, a mismatch is possible between an externally calculated power value (V_{BUS} times V_{SENSE}) and the actual power value calculated internally to the chip.

The internally calculated (and accumulated) value is more accurate than the externally calculated value in every case.

This is also true for FSR/2 modes, in that the FSR/2 mode uses bit shifting to change the FSR so no accuracy is lost in the power calculation (similar to Unipolar mode).

The continuous power integration periods (also called energy accumulation periods) can range from \sim 1 ms to many hours, depending on the number of samples per second selected via SMBus. The number of samples is limited by the size of the Accumulator Count register to 4,294,967,296 (2^{32}). This count corresponds to about 1165 hours at 1024 SPS or about 17 years at 8 SPS. This accumulator count can overflow and it will not reset when it overflows.

When the accumulation registers reach their maximum value, this is called accumulator overflow. The accumulator outputs remain at their maximum value; they do not rollover. The user can calculate the worst-case time to saturation and read them at or before that time or use the accumulator fullness limits to detect when the accumulators and/or accumulator count are 15/16, 7/8, 3/4 or completely full and read and/or reset them at that time (see Register 7-23).

Worst-case accumulator overflow time can be calculated assuming that every measurement that is accumulated is a full-scale number. Since the power numbers are 30 bits and the accumulator is 56 bits, 2²⁶ samples can be accumulated before overflow, if they are all full-scale values. For most applications, they will not all be full-scale numbers; this is especially true if V_{BUS} is nominally less than the maximum V_{BUS} for the device. If the maximum $V_{\mbox{\scriptsize BUS}}$ for the system is always lower than FSR for V_{BUS} , the maximum number of full-scale samples that can be accumulated is scaled by FSR/V_{BUS} maximum for the system. If both V_{BUS} and V_{SENSE} values are always near full scale, this can limit the accumulation period before overflow to 1092 minutes at 1024 SPS or 2330 hours at 8 SPS. If sample values are well below full scale, the user can calculate how many samples can be accumulated before the accumulator will overflow. As described above, the accumulator count will likely not limit the number of samples that can be accumulated and counted.

5.13.3 ALTERNATIVE USES FOR THE ACCUMULATOR

For the PAC195X, the accumulator may be used to accumulate V_{SENSE} or V_{BUS} values instead of V_{POWER} values for any channel. This functionality is invoked by setting bits in Register 7-19.

Setting the accumulator for a channel to accumulate V_{SENSE} values gives a measure of accumulated current, which is equivalent to charge. This allows the accumulator to be used as a coulomb counter.

For either $V_{\rm SENSE}$ or $V_{\rm BUS}$, many samples may be accumulated on chip and the result collected by the host and divided by the accumulator counter count value to yield an average value with a very long integration time to reduce noise. This feature is also very useful for system calibration, allowing many averages to be accumulated for fast averaging/noise reduction. Calibration time can be further reduced by combining this with the Fast mode.

5.14 Conversion Cycles

A conversion cycle for the device consists of the analog-to-digital conversion being complete for all channels (including the real-time calibration that is part of each conversion cycle). Immediately following the data conversion, the power results are calculated for that channel and the power value is added to the accumulator. Averaged values for $V_{\rm SENSE}$ and $V_{\rm BUS}$ are also updated internally as part of each conversion cycle.

Data conversion and processing are performed for each active channel in sequential fashion until all active channels are converted, completing the conversion cycle for the device. The sequential sampling of each channel, along with the calculation time and any sleep time needed to set the overall sampling rate, is referred to as a round robin sampling period.

5.15 Conversion Cycle Controls

5.15.1 REDUCING THE NUMBER OF CHANNELS TO BE SAMPLED

Register 7-2 allows the user to reduce the number of channels that are active. The sample rate is unaffected, but power dissipation is reduced if some channels are disabled. Any or all channels may be disabled; if all channels are disabled, the device goes into Sleep mode.

5.15.2 BURST MODE

For the PAC195X, Burst mode is added for faster sampling. In this mode, the round robin sequencer enables each active channel sequentially and restarts the round robin sequence again without sleeping in between as it normally does. The fifth channel that is used for offset canceling is not sampled in this mode, the previous value for offset canceling is repeatedly used, so sampling will not be as accurate if this mode is used for long periods of time, especially if temperature changes, although the 8X average accuracy will not be significantly affected.

The effective sampling mode changes with the number of active channels, as shown in the table below. The Burst mode is enabled by setting a bit in Register 7-2.

TABLE 5-3: BURST MODE ENABLED

| Active Channels | Sampling Frequency |
|--------------------|---------------------|
| 1 | 1024*5/1 = 5120 SPS |
| 2 | 1024*5/2 = 2560 SPS |
| 3 | 1024*5/3 = 1706 SPS |
| 4 | 1024*5/4 = 1280 SPS |

5.15.3 FAST MODE

Fast mode is also a mode for faster sampling. It is similar to Burst mode, only in Fast Mode, the fifth channel is converted and used for continuous offset correction.

The effective sampling mode changes with the number of active channels, as shown in the table below. The Burst mode is enabled by setting a bit in Register 7-2.

TABLE 5-4: FAST MODE ENABLED

| Active Channels | Sampling Frequency |
|--------------------|-----------------------|
| 1 | 1024*5/2 = 2560 SPS |
| 2 | 1024*5/3 = 1706.6 SPS |
| 3 | 1024*5/4 = 1280 SPS |
| 4 | 1024*5/5 = 1024 SPS |

5.15.4 SINGLE-SHOT MODE

The Control register also allows the device to operate in Single-Shot mode. In this mode, all active channels will sample and convert, followed by results being calculated. The accumulator and accumulator count operate the same as for Continuous Conversion mode, accumulating each single-shot power calculation and incrementing the accumulator count. The conversion cycle will start when the REFRESH command (or REFRESH V/REFRESH G) is sent.

After the single-shot measurements and calculations are complete, the device goes into Sleep mode. A REFRESH, REFRESH_G or REFRESH_V command may be sent to read the data. The user needs to wait about 2 ms after the REFRESH command before commanding another single-shot conversion, by means of sending one of the REFRESH commands. This is because a 1 ms delay is required between REFRESH commands and coming out of Sleep requires 1 ms (band gap start-up delay). In general, single-shot commands are not this close together in time; instead, one of the lower sampling rates is used.

There is an option to use a single REFRESH command to collect eight samples and average them in Single-Shot 8X mode. This reduces noise and offset in the result (see Register 7-2). In this mode, all eight samples are added to the accumulator and the accumulator count is incremented by eight each time a REFRESH is sent to trigger an additional Single-Shot 8X acquisition and conversion.

In Single-Shot 8X mode, the 8X averaged result is read from the 8X averaged registers (Register 7-7 and Register 7-8) and the unaveraged result registers (Register 7-5 and Register 7-6) hold the last of the 8 samples.

5.16 ALERT Functionality

The ALERT functionality has multiple purposes: to notify the system that a conversion cycle for all active channels is complete, to notify the system that the accumulator or accumulator count has overflowed or that an electrical parameter is outside the programmed limit.

Alerts will cause the \overline{ALERT} pin to be asserted low and latched low. The only exception to this is for the ALERT after COMPLETE CONVERSION, this will cause a 5 μ s pulse of the \overline{ALERT} pin. Alerts are set at the end of the round robin cycle.

5.16.1 ALERT AFTER COMPLETE CONVERSION

Register 7-21 and Register 7-22 have bits ALERT_CC1 and ALERT_CC2 that can be used to enable the ALERT_CC function. If this bit is set, the assigned ALERT pin goes low for 5 µs after each round robin conversion cycle is complete. This function may be used when you want to read data continuously as soon as each round robin conversion cycle is complete.

Note: When using the device in single-channel Burst mode, the Conversion Complete ALERT will not assert.

This Conversion Complete ALERT does not set a bit in Register 7-20.

5.16.2 ALERT PIN ASSIGNMENTS

The ALERT function may be assigned to either the SLOW/ALERT1 pin or the GPIO/ALERT2 pin. Use Register 7-21 and/or Register 7-22 to assign any of the ALERT functions to these pins.

To configure the SLOW/ALERT pin to function as ALERT, use Register 7-2. Note that the SLOW function of this pin cannot be used once the ALERT function is programmed for this pin.

There is a general ALERT signal on bit 5 of the SMBus Settings (1Ch). This register bit can be monitored over the I²C/SMBus or monitored on the ALERT/SLOW, as mentioned above. This register does not require a Refresh signal to update the values, so it is easy to poll if the user desires.

5.16.3 USING THE ALERT PINS AS I/O PINS

The ALERT pins may also be used as I/O pins. This functionality is enabled in Register 7-2. When used as an I/O pin, there are bits for holding input and output data (read or to be written) in Register 7-10. This register does not need a Refresh to update it, so the input data may be read or the output data changed without affecting anything else.

5.16.4 ALERT FUNCTIONALITY – VOLTAGE, CURRENT AND POWER

The ALERT functionality enables the user to capture voltage and current events that exceed programmable limits, for one or more samples. The ALERT function may be monitored on a digital output pin by configuring one of the ALERT pins to correspond to a specific ALERT or to multiple ALERT signals using Register 7-21 or Register 7-22. The ALERT status may also be monitored over the I²C/SMBus by reading Register 7-20.

The ALERT can be triggered by a variety of triggers; V_{BUS} overvoltage or undervoltage (OV or UV), V_{SENSE} overcurrent or undercurrent (OC or UC), overpower (OP), conversion cycle complete or accumulator/accumulator count hitting a limit for fullness or overflowing.

The OV, UV, OC, UC and/or OP limits must be enabled for any of the channels that will be using them, by setting a bit in Register 7-34. These limits are specified with two's complement values independent of whether Unipolar/Bipolar Or Unidirectional/Bidirectional modes are set for V_{BUS} and V_{SENSE} measurements. Only ALERT conditions that are enabled here are capable of triggering any ALERT.

5.16.5 ALERT THRESHOLD LIMITS

Each channel has programmable 16-bit limits for overcurrent, undercurrent, overvoltage and undervoltage. The overpower limit is a 24-bit number.

The thresholds for these ALERTs are set in Register 7-24, Register 7-25, Register 7-26, Register 7-27 and Register 7-28.

5.16.6 SAMPLES OVER LIMIT TO TRIGGER ALERT

The user can also program how many samples must exceed the threshold to trigger the ALERT pin (over limit samples). The default value for over limit samples is 1 (up to a maximum 16 samples), which means the ALERT will be triggered on the first sample that exceeds the threshold. For OC, OP and OV, exceeding the threshold means a sample that is of larger value than the programmed limit. For UC and UV, exceeding the threshold means a sample that is of smaller value than the programmed limit. The OP limit differs slightly from the other limits in that it is always magnitude based. Thus a more positive value or negative value will trigger an OP alert.

The user can program how many samples over the threshold are required to trigger the ALERT for each of these parameters in Register 7-28, Register 7-29, Register 7-31, Register 7-32 and Register 7-33.

5.16.7 ACCUMULATOR-BASED ALERTS

The ALERT function can also be programmed to trigger when the accumulator or accumulator count for any channel is filled to a specified amount. This amount can be programmed from 15/16 full through 7/8, 3/4 or completely full. This enables the user to maximize the accumulation time instead of simply planning for the worst case. The limits for each channel are specified in Register 7-23.

When the ALERT is tripped, the user can interrogate Register 7-20 to determine which conditional limit, which channel(s) or if the accumulator/accumulator count condition triggered the ALERT. The ALERT condition is cleared when these ALERT cause registers are read, specifically when the register that caused for the specific ALERT cause is read.

Register 7-20 is updated immediately on an ALERT condition, it does not require a REFRESH command.

When the ALERT function is tripped by accumulator overflow, it remains asserted until a REFRESH command is received. REFRESH_G will also clear the ALERT bit and the ALERT function, but REFRESH_V will not.

5.16.8 ALERT CLEARING AND PERSISTENT FAULT CONDITIONS

If the over/undervoltage, over/undercurrent or overpower conditions that tripped the ALERT or accumulator full conditions are still present after the ALERT cause register is read (which clears all the bits in that register and resets the ALERT function), the ALERT function will reassert, if the next converted sample that detects the limit is exceeded.

Register 7-20 is cleared when it is read. If the ALERT condition is still present after the next conversion cycle is complete, the ALERT is reasserted.

6.0 SMBUS AND I²C COMMUNICATIONS PROTOCOL

The PAC195X devices communicate over a two-wire bus with a controller, using a SMBus or I^2C serial communication protocol. A detailed timing diagram is shown in the figure below.

Stretching of the SMCLK signal is supported. However, the PAC195X will not stretch the clock signal itself.




FIGURE 6-1: SMBus Timing Diagram.

6.1 I²C/SMBus Addressing and Control Bits

6.1.1 SMBUS ADDRESS AND RD/WR BIT

The SMBus Address byte consists of the 7-bit client address followed by a 1-bit RD/WR indicator. If this RD/WR bit is a logic '0', the SMBus host writes data to the client device. If this RD/WR bit is a logic '1', the SMBus host reads data from the client device.

The PAC195X I²C/SMBus address is determined by a single pull-down resistor connected between ground and the ADDRSEL pin, as shown in Table 6-1. The chip translates the resistor value into an address on power-up and the value is latched until another power-up event takes place. The address cannot be changed on the fly.

6.1.2 SMBUS START BIT

The SMBus Start bit is defined as a transition of the SMBus data line from a logic '1' state to a logic '0' state, while the SMBus clock line is in a logic '1' state.

6.1.3 SMBUS ACK AND NACK BITS

The SMBus client will ACK (acknowledge) all data bytes that it receives. This is done by the client device pulling the SMBus data line low after the eighth bit of each byte that is transmitted.

6.1.4 SMBUS STOP BIT

The SMBus Stop bit is defined as a transition of the SMBus data line from a logic '0' state to a logic '1' state, while the SMBus clock line is in a logic '1' state. When the PAC195X detects an SMBus Stop bit and it has been communicating with the SMBus protocol, it resets its client interface and prepares to receive further communications.

6.1.5 SMBUS DATA BYTES

All SMBus data bytes are sent MSb first and composed of 8 bits of information.

TABLE 6-1: ADDRESS SELECT RESISTOR

| DEGICTOR (40() | 0110 |
|------------------------|----------------|
| RESISTOR (1%) | SMBus Address |
| 0 (GND) | 0010 000 (R/W) |
| 499 | 0010 001 (R/W) |
| 806 | 0010 010 (R/W) |
| 1,270 | 0010 011 (R/W) |
| 2,050 | 0010 100 (R/W) |
| 3,240 | 0010 101 (R/W) |
| 5,230 | 0010 110 (R/W) |
| 8,450 | 0010 111 (R/W) |
| 13,300 | 0011 000 (R/W) |
| 21,500 | 0011 001 (R/W) |
| 34,000 | 0011 010 (R/W) |
| 54,900 | 0011 011 (R/W) |
| 88,700 | 0011 100 (R/W) |
| 140,000 | 0011 101 (R/W) |
| 226,000 | 0011 110 (R/W) |
| Tie to V _{DD} | 0011 111 (R/W) |

6.2 SMBus Time-out

The PAC195X devices can support the SMBus time-out functionality. This functionality is disabled by default and can be enabled by writing to the TIMEOUT bit (see Register 7-10).

If time-out is enabled and the clock is held at logic '0' for 25 ms-35 ms, the device will time-out and reset the SMBus interface. Communication is restored with a Start condition.

6.3 SMBus and I²C Compatibility

The PAC195X devices are compatible with the SMBus 3.1 1 MHz class and the I^2C Fast mode Plus. The major differences between SMBus and I^2C devices are highlighted below (for more information, refer to the SMBus 3.1 and I^2C specifications):

- The minimum frequency for SMBus communications is 10 kHz, if the time-out function is enabled. If the time-out function is disabled (default condition), there is no minimum frequency for SMBus communications.
- I²C does not have a time-out, this is the default condition. The SMBus client protocol will reset if the clock is held at a logic '0' for t_{TIMEOUT}, if SMBus time-out is enabled in Register 7-10.
- 3. I²C devices do not support the Alert Response Address functionality (which is optional for SMBus). The PAC195X does not support the Alert Response Address functionality. Instead, the ALERT pin, when configured for ALERT, is an open-drain output pin that may be monitored by the host or embedded controller.
- 4. I²C devices support Block Read and Block Write differently. The I²C protocol allows for an unlimited number of bytes to be sent in either direction. The SMBus protocol for Block Read and Block Write requires that an additional data byte indicating the number of bytes to read/write is transmitted. The PAC195X devices support the I²C protocol for Block Read by default (no byte count information is sent). If the Byte Count bit is set (see Register 7-10), the Byte Count will be sent as the first data byte in response to the Block Read command, per SMBus protocol.
- SMBus uses fixed logic thresholds for logical high and low signals. I²C uses levels that are proportional to V_{DD}. PAC195X uses fixed logic levels of 0.8V and 1.35V, as specified by SMBus.

6.4 I²C/SMBus Protocols

The PAC195X supports Write Byte, Block Write, Read Byte, Block Read, Send Byte and Receive Byte as valid protocols.

It does not respond to the Alert Response Address protocol. It responds to the I²C General Call Address.

All the protocol charts listed below use the convention in the table below.

TABLE 6-2: PROTOCOL FORMAT

| Data Sent to Device | Data Sent to the Host | | | | | |
|---------------------|-----------------------|--|--|--|--|--|
| # of bits sent | # of bits sent | | | | | |

6.5 Auto-Incrementing Pointer

The PAC195X has an auto-incrementing address pointer. The pointer has two loops for auto-incrementing, a read loop and a write loop.

The read loop includes all the readable registers, all the configuration and control registers, the results registers, Product ID, Manufacturer ID and Revision ID registers.

The write loop includes only the writable control and configuration registers.

Neither loop includes the REFRESH commands.

The read loop skips the inactive channels, if some channels are disabled. This automatic channel skipping feature can be disabled by setting the NO SKIP bit in Register 7-10.

There are two cases to consider when a channel is disabled and a read is performed on it:

- the SKIP function is OFF, the register address will be ACKed and the data returned are FFh, followed by a NACK.
- the SKIP function is ON, the register address will be NACKed and the data returned are FFh, followed by a NACK.

In the first case, the channel address is still part of the register map and is still a valid address, thus the I 2 C/SMBus ACK the address. In the second case, the channel address is removed from the register map and becomes an invalid address, thus the I 2 C/SMBus NACK the address. In both cases, the value returned is FFh, because the channel is disabled (invalid) and the I 2 C/SMBus NACK the data. See Figure 6-2 for a graphic representation.




FIGURE 6-2: Read and Write Auto-Incrementing Loops.

Figure 6-2 shows how the auto-incrementing read loop works with the SKIP option on and off. It also shows how the write loop works with the REFRESH, REFRESH V and REFRESH G commands.

6.6 I²C/SMBus Commands

6.6.1 REFRESH AND REFRESH V

REFRESH and REFRESH_V commands are sent using the Send Byte command, the client address and the desired command (00h for REFRESH or 1Fh for REFRESH V). See the table below.

TABLE 6-3: REFRESH AND REFRESH_V COMMANDS

| S | START | Client Address | WR | ACK | REFRESH or REFRESH_V Command | ACK | STOP |
|---|-------------------|----------------|----|-----|------------------------------------|-----|-------|
| | $1 \rightarrow 0$ | YYYY_YYY | 0 | 0 | 00h or 1Fh | 0 | 0 → 1 |

6.6.2 GENERAL CALL ADDRESS RESPONSE

When the host sends the General Call address, the PAC195X is able to execute the REFRESH command by means of a second version of the REFRESH command called REFRESH_G (see Register 7-12).

Just as the REFRESH command is sent using a Send Byte command with the client address and the REFRESH command (00h), the REFRESH_G command is sent using Send Byte with the General Call address (0000 000) and the REFRESH_G command (1Eh).

The table below shows the response to the General Call command for REFRESH G.

TABLE 6-4: GENERAL CALL RESPONSE

| START | General Call Address | WR | ACK | REFRESH_G Command | ACK | STOP |
|-------|-------------------------|----|-----|----------------------|-----|-------|
| 1 → 0 | 0000_000 | 0 | 0 | 1Eh | 0 | 0 → 1 |

6.6.3 WRITE BYTE

The Write Byte is used to write one byte of data to the registers, as shown in the table below.

TABLE 6-5: WRITE BYTE PROTOCOL

| START | Client Address | WR | ACK | Register Address | ACK | Register Data | ACK | STOP |
|-------|-------------------|----|-----|---------------------|-----|---------------|-----|-------|
| 1 → 0 | YYYY_YYY | 0 | 0 | XXh | 0 | XXh | 0 | 0 → 1 |

6.6.4 READ BYTE

The Read Byte protocol is used to read one byte of data from the registers, as shown in the table below.

If an invalid register address is specified, the client will ACK its address but NACK the register address.

The host will NACK (not acknowledge) the data received from the client by holding the SMBus data line high after the eighth data bit is sent.

TABLE 6-6: READ BYTE PROTOCOL

| START | Client Address | WR | ACK | Register Address | ACK | START | Client Address | RD | ACK | Register Data | NACK | STOP |
|-------|-------------------|----|-----|---------------------|-----|-------|-------------------|----|-----|------------------|------|-------|
| 1 → 0 | YYYY_YYY | 0 | 0 | XXh | 0 | 1 → 0 | YYYY_YYY | 1 | 0 | XXh | 1 | 0 → 1 |

6.6.5 SEND BYTE

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data are transferred during the Send Byte protocol, as shown in the table below.

TABLE 6-7: SEND BYTE PROTOCOL

| START | Client Address | WR | ACK | Register Address | ACK | STOP |
|-------|----------------|----|-----|------------------|-----|-------|
| 1 → 0 | YYYY_YYY | 0 | 0 | XXh | 0 | 0 → 1 |

6.6.6 RECEIVE BYTE

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g., set via Send Byte). This is shown in the table below.

When an ACK is received after the register data, the address pointer automatically increments.

When a NACK is received after the register data, the address pointer stays at the same position.

If the host wishes to continue clocking and reading the next register, the host will ACK after the register data, instead of sending NACK followed by STOP.

If some channels are deactivated, their data registers will be skipped by the auto-incrementing pointer. Alternatively, you may set bit 0 in Register 7-10 and the pointer will not skip the addresses associated with the inactive channels. The measurement data for these inactive channels will read FFh.

TABLE 6-8: RECEIVE BYTE PROTOCOL

| START | Client Address | RD | ACK | Register Data | NACK | STOP |
|-------|----------------|----|-----|---------------|------|-------|
| 1 → 0 | YYYY_YYY | 1 | 0 | XXh | 1 | 0 → 1 |

6.6.7 BLOCK WRITE – I²C VERSION

Block Write is used to write multiple data bytes from a register that contains more than one byte of data or from a group of contiguous registers, as shown in the table below. The PAC195X supports I²C Block Write by default, the SMBus format is not supported.

If an invalid register address is specified, the client will ACK its address but NACK the register address.

The host will NACK the data received from the client by holding the SMBus data line high after the eighth data bit is sent.

TABLE 6-9: BLOCK WRITE PROTOCOL – I²C VERSION (DEFAULT)

| START | Client Address | WR | ACK | Register Address | ACK | Register Data | ACK |
|------------------|----------------|------------------|-----|---------------------|------------------|---------------|-------|
| 1 → 0 | YYYY_YYY | 0 | 0 | XXh | 0 | XXh | 0 |
| Register Data | ACK | Register Data | ACK | | Register Data | ACK | STOP |
| XXh | 0 | XXh | 0 | | XXh | 0 | 0 → 1 |

6.6.8 BLOCK READ – I²C VERSION

Block Read is used to read multiple data bytes from a register that contains more than one byte of data or from a group of contiguous registers, as shown in the table below. The PAC195X supports I²C Block Read by default, but the SMBus format can also be supported (see Table 6-11).

If an invalid register address is specified, the client will ACK its address but NACK the register address.

The host will NACK the data received from the client by holding the SMBus data line high after the eighth data bit is sent.

TABLE 6-10: BLOCK READ PROTOCOL – I²C VERSION (DEFAULT)

| START | Client Address | WR | ACK | Register Address | ACK | STAR T | Client Address | RD | ACK | Register Data |
|-------|-------------------|-----|------------------|---------------------|------------------|-----------|-------------------|------------------|------|------------------|
| 1 → 0 | YYYY_YYY | 0 | 0 | XXh | 0 | 1 → 0 | YYYY_YYY | 1 | 0 | XXh |
| ACK | Register Data | ACK | Register Data | ACK | Register Data | ACK | | Register Data | NACK | STOP |
| 0 | XXh | 0 | XXh | 0 | XXh | 0 | | XXh | 1 | 0 → 1 |

6.6.9 BLOCK READ - SMBUS VERSION

The PAC195X can also support the SMBus version of Block Read. If the Byte Count bit is set, Block Read will result in the device sending the Byte Count data before the first data byte. This protocol is shown in the table below.

TABLE 6-11: BLOCK READ PROTOCOL – SMBUS VERSION (MUST SET BYTE COUNT BIT)

| START | Client Address | WR | ACK | Register Address | ACK | STAR T | Client Address | RD | ACK | Byte Count |
|-------|-------------------|-----|------------------|---------------------|------------------|-----------|-------------------|------------------|------|---------------|
| 1 → 0 | YYYY_YYY | 0 | 0 | XXh | 0 | 1 → 0 | YYYY_YYY | 1 | 0 | XXh = N |
| ACK | Register Data | ACK | Register Data | ACK | Register Data | ACK | | Register Data | NACK | STOP |
| 0 | XXh | 0 | XXh | 0 | XXh | 0 | | XXh | 1 | 0 → 1 |

| P | Δ | C ₁ | Q | 5 | X |
|---|--------|----------------|---|---|---|
| | \neg | V I | J | J | Λ |

NOTES:

7.0 REGISTERS DESCRIPTION

TABLE 7-1: REGISTER SET IN HEXADECIMAL ORDER

| Register Name | Description | Туре | Bytes | POR Value |
|--------------------------------|---|---------------|-------|-------------------|
| REFRESH (Address 00h) Register | Send Byte for REFRESH command | SEND | 0 | N/A |
| CTRL (ADDRESS 01H) Register | Configures sampling modes and ALERT pins | R/W | 2 | 0700h (Note 2) |
| ACC_COUNT (02H) Register | Accumulator count for all channels | Block Read | 4 | Note 1 |
| VACCN (03H-06H) Register | Accumulator output for Channel 1 | Block Read | 7 | Note 1 |
| | Accumulator output for Channel 2 | Block Read | 7 | Note 1 |
| | Accumulator output for Channel 3 | Block Read | 7 | Note 1 |
| | Accumulator output for Channel 4 | Block Read | 7 | Note 1 |
| VBUSN (07H-0AH) Register | V _{BUS} measurement for Channel 1 | Block Read | 2 | Note 1 |
| | V _{BUS} measurement for Channel 2 | Block Read | 2 | Note 1 |
| | V _{BUS} measurement for Channel 3 | Block Read | 2 | Note 1 |
| | V _{BUS} measurement for Channel 4 | Block Read | 2 | Note 1 |
| VSENSEN (0BH-0EH) Register | V _{SENSE} measurement for Channel 1 | Block Read | 2 | Note 1 |
| | V _{SENSE} measurement for Channel 2 | Block Read | 2 | Note 1 |
| | V _{SENSE} measurement for Channel 3 | Block Read | 2 | Note 1 |
| | V _{SENSE} measurement for Channel 4 | Block Read | 2 | Note 1 |
| VBUSN_AVG (0FH-12H) Register | Rolling average of the eight most recent V _{BUS1} measurements | Block Read | 2 | Note 1 |
| | Rolling average of the eight most recent V _{BUS2} measurements | Block Read | 2 | Note 1 |
| | Rolling average of the eight most recent V _{BUS3} measurements | Block Read | 2 | Note 1 |
| | Rolling average of the eight most recent V _{BUS4} measurements | Block Read | 2 | Note 1 |

Note 1: All the results registers, 03H-1Ah, have a POR value that is all zeros: 2 bytes \rightarrow 0000h; 3 bytes \rightarrow 000000h; 4 bytes \rightarrow 00000000h; 7 bytes \rightarrow 000000000000h.

^{2:} Register 01h has different default values for different devices, see Register 7-2.

^{3:} Register FDh has different values depending on which member of the product family is selected. See Register 7-37.

PAC195X

TABLE 7-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

| Register Name | Description | Туре | Bytes | POR Value |
|------------------------------------|---|---------------|-------|--------------|
| VSENSEN_AVG (13H-16H) Register | Rolling average of the eight most recent V _{SENSE1} measurements | Block Read | 2 | Note 1 |
| | Rolling average of the eight most recent V _{SENSE2} measurements | Block Read | 2 | Note 1 |
| | Rolling average of the eight most recent V _{SENSE3} measurements | Block Read | 2 | Note 1 |
| | Rolling average of the eight most recent V _{SENSE4} measurements | Block Read | 2 | Note 1 |
| VPOWERN (17H-1AH) Register | V _{SENSE} x V _{BUS} for Channel 1 | Block Read | 4 | Note 1 |
| | V _{SENSE} x V _{BUS} for Channel 2 | Block Read | 4 | Note 1 |
| | V _{SENSE} x V _{BUS} for Channel 3 | Block Read | 4 | Note 1 |
| | V _{SENSE} x V _{BUS} for Channel 4 | Block Read | 4 | Note 1 |
| SMBUS SETTINGS (1CH) Register | Activate SMBus functionality, I/O data for R/W on I/O pins | R/W | 1 | 10h |
| NEG_PWR_FSR (1DH) Register | Configuration control for bidirectional current | R/W | 2 | 0000h |
| REFRESH_G (1EH) Register | REFRESH response to General Call Address | SEND | 0 | N/A |
| REFRESH_V (1FH) Register | Refreshes V _{BUS and} V _{SENSE} data only, no accumulator reset | SEND | 0 | N/A |
| SLOW (20H) Register | Status and control for SLOW pin functions | R/W | 1 | 00h |
| CTRL_ACT (21H) Register | Currently active value of 01h | R | 2 | 0700h |
| NEG_PWR_FSR_ACT (22H) Register | Currently active value of NEG_PWR | R | 2 | 0000h |
| CTRL_LAT (23H) Register | Latched active value of 01h | R | 2 | 0700h |
| NEG_PWR_FSR _LAT (24H) Register | Latched active value of NEG_PWR | R | 2 | 0000h |
| ACCUM CONFIG (25H) Register | Enable V _{SENSE} and V _{BUS} accumulation | R/W | 1 | 00h |
| ALERT STATUS (26H) Register | Reads to see what triggered ALERT | RC | 3 | 000000h |
| SLOW_ALERT1 (27H) Register | Assigns specific ALERT to ALERTn/SLOW | RW | 3 | 000000h |
| GPIO_ALERT2 (28H) Register | Assigns specific ALERT to ALERTn/I/O | R/W | 3 | 000000h |
| ACC FULLNESS LIMITS (29H) Register | ACC and ACC Count Fullness limits | R/W | 2 | 5540h |
| OC LIMITN (30H-33H) Register | OC limit for Channel 1 | R/W | 2 | 0000h |
| | OC limit for Channel 2 | R/W | 2 | 0000h |
| | OC limit for Channel 3 | R/W | 2 | 0000h |
| | OC limit for Channel 4 | R/W | 2 | 0000h |

Note 1: All the results registers, 03H-1Ah, have a POR value that is all zeros: 2 bytes \rightarrow 0000h; 3 bytes \rightarrow 000000h; 4 bytes \rightarrow 00000000h; 7 bytes \rightarrow 000000000000h.

^{2:} Register 01h has different default values for different devices, see Register 7-2.

^{3:} Register FDh has different values depending on which member of the product family is selected. See Register 7-37.

TABLE 7-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

| Register Name | Description | Туре | Bytes | POR Value |
|----------------------------------|---|------|-------|--------------|
| UC LIMITN (34H-37H) Register | UC limit for Channel 1 | R/W | 2 | 0000h |
| | UC limit for Channel 2 | R/W | 2 | 0000h |
| | UC limit for Channel 3 | R/W | 2 | 0000h |
| | UC limit for Channel 4 | R/W | 2 | 0000h |
| OP LIMITN (38H-3BH) Register | OP limit for Channel 1 | R/W | 3 | 000000h |
| | OP limit for Channel 2 | R/W | 3 | 000000h |
| | OP limit for Channel 3 | R/W | 3 | 000000h |
| | OP limit for Channel 4 | R/W | 3 | 000000h |
| OV LIMITN (3CH-3FH) Register | OV limit for Channel 1 | R/W | 2 | 0000h |
| | OV limit for Channel 2 | R/W | 2 | 0000h |
| | OV limit for Channel 3 | R/W | 2 | 0000h |
| | OV limit for Channel 4 | R/W | 2 | 0000h |
| UV LIMITN (40H-43H) Register | UV limit for Channel 1 | R/W | 2 | 0000h |
| | UV limit for Channel 2 | R/W | 2 | 0000h |
| | UV limit for Channel 3 | R/W | 2 | 0000h |
| | UV limit for Channel 4 | R/W | 2 | 0000h |
| OC LIMIT NSAMPLES (44H) Register | Consecutive OC samples over threshold for ALERT | R/W | 1 | 00h |
| UC LIMIT NSAMPLES (45H) Register | Consecutive UC samples over threshold for ALERT | R/W | 1 | 00h |
| OP LIMIT NSAMPLES (46H) Register | Consecutive OP samples over threshold for ALERT | R/W | 1 | 00h |
| OV LIMIT NSAMPLES (47H) Register | Consecutive OV samples over threshold for ALERT | R/W | 1 | 00h |
| UV LIMIT NSAMPLES (48H) Register | Consecutive UV samples over threshold for ALERT | R/W | 1 | 00h |
| ALERT ENABLE (49H) Register | ALERT Enable | R/W | 3 | 000000h |
| ACCUM CONFIG ACT (4AH) Register | Currently active value of 25h | R | 1 | 00h |
| ACCUM CONFIG LAT (4BH) Register | Latched active value of 25h | R | 1 | 00h |
| PRODUCT ID (FDH) Register | Stores the Product ID | R | 1 | Note 3 |
| MANUFACTURER ID (FEH) Register | Stores the Manufacturer ID | R | 1 | 54h |
| REVISION ID (FFH) Register | Stores the revision | R | 1 | 02h |

Note 1: All the results registers, 03H-1Ah, have a POR value that is all zeros: 2 bytes \rightarrow 0000h; 3 bytes \rightarrow 000000h; 4 bytes \rightarrow 0000000h; 7 bytes \rightarrow 0000000000000h.

^{2:} Register 01h has different default values for different devices, see Register 7-2.

^{3:} Register FDh has different values depending on which member of the product family is selected. See Register 7-37.

7.1 Reading Data Bytes

Data represented by the data registers are ensured to be synchronized and stable for 1 ms after any of the REFRESH commands are sent. Immediately after the REFRESH commands are sent, the data bytes change dynamically until 1 ms elapses. When new data are written to a control register and the host reads it back, the new data are read back even if no REFRESH command is sent to cause the new data to take effect.

Note: The letter N or n is used to represent 1, 2, 3, 4 in the register and bit names below, in sections that describe registers that are grouped for all four channels.

REGISTER 7-1: REFRESH (ADDRESS 00H) REGISTER

| SEND | |
|---|-------|
| No Data in this command, Send Byte only | |
| bit 7 | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

This command is a Send byte, it does not contain any data. When it is sent to the device, the REFRESH command is executed. The accumulator data, accumulator count, V_{BUS} and V_{SENSE} measurements are all refreshed and the accumulators are reset. The host can read the accumulator data and accumulator count 1 ms after the REFRESH command is sent and anytime after, up until the next REFRESH command is sent. The host can read V_{BUS} and V_{SENSE} data in the same time period. The accumulator results, accumulator count, V_{BUS} and V_{SENSE} data can be refreshed with the REFRESH_V command without resetting the accumulators. See Section 5.2, "REFRESH Command".

REGISTER 7-2: CTRL (ADDRESS 01H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 |
|--------|----------|-----------|-------|---------|------------|---------|------------|
| | SAMPLE_N | MODE[3:0] | | GPIO_AL | .ERT2[1:0] | SLOW_AL | .ERT1[1:0] |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----------|------------|-------|-----|-----|-----|-------|
| | CHANNEL_N | N_OFF[3:0] | | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

 Legend:
 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

- bit 15-12 **SAMPLE_MODE[3:0]**: These bits select one of the sampling modes listed below. These modes are exclusive that is, only one mode can be set at any given time. One of the sampling modes is Sleep, when no sampling occurs.
 - 0b0000 = 1024 SPS adaptive accumulation (default), see Section 5.13.1, "Adaptive Accumulator"
 - 0b0001 = 256 SPS adaptive accumulation
 - 0b0010 = 64 SPS adaptive accumulation
 - 0b0011 = 8 SPS adaptive accumulation
 - 0b0100 = 1024 SPS, see Section 5.15, "Conversion Cycle Controls"
 - 0b0101 = 256 SPS
 - 0b0110 = **64 SPS**
 - 0b0111 = 8 SPS
 - 0b1000 = Single-Shot mode, see Section 5.15.4, "Single-Shot Mode"
 - 0b1001 = Single-Shot 8X
 - 0b1010 = Fast mode, see Section 5.15.3, "Fast Mode"
 - 0b1011 = Burst mode, see Section 5.15.2, "Burst Mode"
 - 0b1100 = Reserved
 - 0b1101 = Reserved
 - 0b1110 = Reserved
 - 0b1111 = Sleep, see Section 5.5, "Sleep State"
- bit 11-10 **GPIO_ALERT2[1:0]**: Select the signals for the GPIO/ALERT2 pin. If the pin is configured as a GPIO pin, the R/W data for the pin are stored in Register 7-10.
 - 00 = ALERT functions as an \overline{ALERT} pin
 - 01 = GPIO digital input. Read the digital value input to this pin from Register 7-10. Default for this pin.
 - 10 = GPIO digital output. Write the digital value to be output from this pin to Register 7-10.
 - 11 = The pin functions as the SLOW pin, taking the pin high overrides the programmed sample rate and yields a sampling rate of 8 SPS. Only one pin can be selected to set the SLOW functionality. If both GPIO/ALERT2 and SLOW/ALERT1 pins are set to SLOW, the SLOW/ALERT1 pin will control the SLOW functionality.
- bit 9-8 **SLOW_ALERT1[1:0]**: Select the signals for SLOW/ALERT1 pin. If the pin is configured as a GPIO pin, the R/W data for the pin are stored in Register 7-10.
 - 00 = ALERT functions as an $\overline{ALERT1}$ pin
 - 01 = GPIO digital input. Read the digital value input to this pin from Register 7-10.
 - 10 = GPIO digital output. Write the digital value to be output from this pin to Register 7-10.
 - 11 = SLOW functions as the SLOW pin, taking the pin high overrides the programmed sample rate and yields a sampling rate of 8 SPS (default for this pin).

REGISTER 7-2: CTRL (ADDRESS 01H) REGISTER (CONTINUED)

bit 7-4 CHANNEL_N_OFF[3:0]:

Allow one or more channels to be disabled (bit value = 1) during the conversion cycle. A bit value = 0 means the channel is active. These settings apply for normal continuous round robin conversion cycles or Single-Shot mode, if Single-Shot mode is selected. If a channel is set to inactive, the auto-incrementing address pointer will skip addresses associated with that channel unless the No Skip bit 1 in Register 7-10 is set.

Channel 1: bit 3 Channel 2: bit 2 Channel 3: bit 1 Channel 4: bit 0

Example: Channel 2 disabled, Channel 1, 3 and 4 enabled. CHANNEL_N_OFF = 0b0100.

In PAC195X devices, deactivating channels allows faster sampling. Burst or Fast modes are selected using bits [15:12] in this register.

PAC1954-1 default = 0b0000 (register default 0700h) (shown above)

PAC1953-1 default = 0b0001 (register value 0710h)
PAC1952-1 default = 0b0011 (register value 0730h)
PAC1952-2 default = 0b0011 (register value 0730h)
PAC1951-1 default = 0b0111 (register value 0770h)
PAC1951-2 default = 0b0111 (register value 0770h)

bit 3-0 Unimplemented, read as '0'.

REGISTER 7-3: ACC_COUNT (02H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|---------|-----------|-------|-------|--------|
| | | | ACC_COU | NT[31:24] | | | |
| bit 31 | | | | | | | bit 24 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|---------|-----------|-------|-------|--------|
| | | | ACC_COU | NT[23:16] | | | |
| bit 23 | | | | | | | bit 16 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|---------|----------|-------|-------|-------|
| | | | ACC_COU | NT[15:8] | | | |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|---------|----------|-------|-------|-------|
| | | | ACC_COL | JNT[7:0] | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **ACC_COUNT[31:0]**: This register contains the count for each time a power result is summed in the accumulator.

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|--------|-------------------|-------------------|--------|---------------------|-----|---------------|--------|
| N-U | IX - U | IX - U | VACCn[| | Ν-υ | IX - U | Ν-υ |
| L:4 FF | | | VACCII | JJ. 4 0] | | | bit 40 |
| bit 55 | | | | | | | bit 48 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | VACCn[| 47:40] | | | |
| bit 47 | | | | | | | bit 40 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| K-U | K-U | R-U | | | K-U | K-U | R-U |
| | | | VACCn[| 39:32] | | | |
| bit 39 | | | | | | | bit 32 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | VACCn[| 31:24] | | | |
| bit 31 | | | | | | | bit 24 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| K-0 | K-0 | K-U | VACCn[| | K-0 | N-0 | K-0 |
| bit 23 | | | VACCII | 23.10] | | | bit 16 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | VACCn | [15:8] | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | VACCr | n[7:0] | | | |
| bit 7 | | | | | | | bit 0 |

| ī | _ | ~ | _ | n | 4 | |
|---|---|---|---|---|---|--|
| | | | | | | |

bit 55-0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

VACCn[55:0]: This register contains the accumulated sum of V_{POWER} samples, where n = 1 to 4, depending on the device by default. It can also hold the accumulated values of V_{SENSE} and V_{BUS} if bits are set in Register 7-19. These are 56-bit unsigned numbers, unless either V_{BUS} or V_{SENSE} is configured to have a bipolar range. In that case, they will be 55 bits + sign (two's complement) numbers. Power is always calculated using signed numbers for V_{BUS} and V_{SENSE} , but if both V_{BUS} and V_{SENSE} are in the default Unipolar mode, power is reported as an unsigned number. This can lead to very small discrepancies between a manual comparison of the product of V_{BUS} and V_{SENSE} and the results that the chip calculates and accumulates for V_{POWER} . The digital math in the chip uses more bits than the reported results for V_{BUS} and V_{SENSE} , so the results registers for V_{POWER} and the accumulated power will in some cases have a more accurate number than calculations using the results registers for V_{SENSE} and V_{POWER} will provide.

REGISTER 7-5: VBUSN (07H-0AH) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
|-------------|-----|-----|-----|-----|-----|-----|-------|--|--|
| VBUSn[15:8] | | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
|------------|-----|-----|-----|-----|-----|-----|-------|--|--|--|
| VBUSn[7:0] | | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **VBUSn[15:0]**: This register contains the most recent digitized value of a V_{BUS} sample, where n = 1 to 4, depending on the device. These are 16-bit unsigned numbers, unless V_{BUS} is configured to have a bipolar range. In that case, they will be 15 bits + sign (two's complement) numbers.

REGISTER 7-6: VSENSEN (0BH-0EH) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
|--------|---------------|-----|-----|-----|-----|-----|-------|--|--|--|--|
| | VSENSEn[15:8] | | | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
|--------------|-----|-----|-----|-----|-----|-----|-------|--|--|--|
| VSENSEn[7:0] | | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **VSENSEn[15:0]**: This register contains the most recent digitized value of V_{SENSE} samples, where n = 1 to 4, depending on the device. These are 16-bit unsigned numbers, unless V_{SENSE} is configured to have a bipolar range. In that case, they will be 15 bits + sign (two's complement) numbers.

REGISTER 7-7: VBUSN_AVG (0FH-12H) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|--------|-----|-----|---------|-----------|-----|-----|-------|
| | | | VBUSn_/ | AVG[15:8] | | | |
| bit 15 | | | | | | | bit 8 |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
|----------------|-----|-----|-----|-----|-----|-----|-------|--|--|
| VBUSn_AVG[7:0] | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **VBUSn_AVG[15:0]**: This register contain a rolling average of the eight most recent V_{BUS} measurements. It has the same format as the values in the V_{BUS} registers.

REGISTER 7-8: VSENSEN_AVG (13H-16H) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
|--------|-------------------|-----|-----|-----|-----|-----|-------|--|--|--|
| | VSENSEn_AVG[15:8] | | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
|-------|------------------|-----|-----|-----|-----|-----|-------|--|--|--|--|
| | VSENSEn_AVG[7:0] | | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **VSENSEn_AVG[15:0]**: This register contains a rolling average of the eight most recent V_{SENSE} results. It has the same format as the values in the V_{SENSE} registers.

REGISTER 7-9: VPOWERN (17H-1AH) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|--------|-----|-----|--------|----------|-----|-----|--------|
| | | | VPOWER | n[29:22] | | | |
| bit 31 | | | | | | | bit 24 |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
|--------|----------------|-----|-----|-----|-----|-----|--------|--|--|--|
| | VPOWERn[21:14] | | | | | | | | | |
| bit 23 | | | | | | | bit 16 | | | |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
|--------|---------------|-----|-----|-----|-----|-----|-------|--|--|--|--|
| | VPOWERn[13:6] | | | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | U-0 | U-0 |
|-------|-----|-------|---------|-----|-----|-----|-------|
| | | VPOWE | Rn[5:0] | | | _ | _ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-2 **VPOWERn[29-0]**: This register contains the product of V_{BUS} (14 MSBs) and V_{SENSE} , which represents the proportional power for each channel. These are 30-bit unsigned numbers unless either V_{BUS} or V_{SENSE} is configured to have a bipolar range. In that case, they will be 29 bits + sign (two's complement) numbers. These are the numbers that are accumulated in the accumulators. Power is always calculated using signed numbers for V_{BUS} and V_{SENSE} , but if both V_{BUS} and V_{SENSE} are in the default Unipolar mode, power is reported as an unsigned number. This can lead to very small discrepancies between a manual comparison of the product of V_{BUS} and V_{SENSE} and the results that the chip calculates for V_{POWER} . The digital math in the chip uses more bits than the reported results for V_{BUS} and V_{SENSE} , so the results registers for V_{POWER} and the accumulated power will in some cases have a more accurate number than calculations using the results registers for V_{SENSE} and V_{POWER} will provide.

bit 1-0 Unimplemented, read as '0'.

REGISTER 7-10: SMBUS SETTINGS (1CH) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------------|----------------|-----------|-------|---------|---------------|---------|-----------------|
| GPIO_ DATA2 | GPIO_ DATA1 | ANY_ALERT | POR | TIMEOUT | BYTE COUNT | NO SKIP | I2C_ HISPEED |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|---|--------------------|--|
| R = Readable bit | W = Writable bit | /ritable bit U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

Bits in this register may be written or read at any time and are active immediately. Refresh is not required to activate them or update them.

- bit 7 **GPIO_DATA2**: R/W data for the pin GPIO/ALERT2 if the pin is configured as a GPIO pin. See Register 7-2 to configure GPIO/ALERT2 as a GPIO pin.
 - 0 = Pull the GPIO pin low when configured to be an output (default)
 - 1 = GPIO pin pulled to external V_{IO} via an external resistor when configured to be an output
- bit 6 **GPIO_DATA1**: R/W data for the pin SLOW/ALERT1 if the pin is configured as a GPIO pin. See Register 7-2 to configure SLOW/ALERT1 as a GPIO pin.
 - 0 = Pull the GPIO pin low when configured to be an output (default)
 - 1 = GPIO pin pulled to external V_{IO} via an external resistor when configured to be an output
- bit 5 ANY_ALERT: This bit is set by any of the active ALERT functions being triggered, except ALERT_CC. This bit is cleared when the ALERT function that set the bit is cleared. See Section 5.16.2, "ALERT Pin Assignments".
 - 0 = No ALERT condition has occurred (default)
 - 1 = An ALERT condition has occurred, read Register 7-20 for cause
- bit 4 **POR**: The POR bit is for the purpose of enabling the system designer to learn if the chip is reset after it is programed. The user can clear this bit after POR and then monitor it to detect if the device was powered cycled or somehow reset since the POR. If the reset is detected in this manner, any non-default programming can be reprogrammed. This bit is only reset by the internal POR, which can occur from power cycling or the PWRDN pin going low.
 - 0 = This bit has been cleared over I²C since the last POR occurred
 - 1 = Default. This bit has the POR default value of '1' and has not been cleared since the last reset occurred
- bit 3 **TIMEOUT** enable bit. The SMBus time-out is disabled by default and is enabled by setting this bit.
 - 0 = No SMBus time-out feature (default)
 - 1 = SMBus time-out feature is available
- bit 2 **BYTE COUNT**: This bit causes Byte Count data to be included in the response to the SMBus Block Read command for each register read. This functionality is disabled by default and Block Read corresponds to the I²C protocol.
 - 0 = No Byte Count in response to a Block Read command (default)
 - 1 = Data in response to a Block Read command include the Byte Count data
- bit 1 **NO SKIP**: This bit controls the auto-incrementing of the address pointer for channels that are inactive.
 - 0 = The auto-incrementing pointer will skip over addresses used by/for channels that are inactive (default)
 - 1 = The auto-incrementing pointer will not skip over addresses used by/for channels that are inactive. When these channels are disabled, if a read is performed, it will read FF.
- bit 0 **I2C_HISPEED:** Setting this bit enables the 3.4 MHz I^2C operation by changing the pulse-width parameters of the Pulse Gobbler. Default = 0.

Legend: R = Readable bit

REGISTER 7-11: NEG_PWR_FSR (1DH) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|---------|-------|----------|-------|----------|-------|----------|
| CFG_V | S1[1:0] | CFG_V | 'S2[1:0] | CFG_\ | /S3[1:0] | CFG_V | /S4[1:0] |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|---------|-------|---------|-------|----------|-------|---------|
| CFG_VI | B1[1:0] | CFG_V | B2[1:0] | CFG_\ | VB3[1:0] | CFG_V | B4[1:0] |
| bit 7 | | | | | | | bit 0 |

| R = Readable -n = Value at | | W = Writable bit '1' = Bit is set | U = Unimplemented bit, rea '0' = Bit is cleared | d as '0' x = Bit |
|-------------------------------|----------------------------|---|--|---------------------|
| bit 15-14 | 00 = Channe 01 = Channe | el 1 V _{SENSE} has unipolar el 1 V _{SENSE} has bipolar + el 1 V _{SENSE} has bipolar + | | |
| bit 13-12 | 00 = Channe 01 = Channe | el 2 V _{SENSE} has unipolar el 2 V _{SENSE} has bipolar + el 2 V _{SENSE} has bipolar + | | |
| bit 11-10 | 00 = Channe 01 = Channe | el 3 V _{SENSE} has unipolar el 3 V _{SENSE} has bipolar + el 3 V _{SENSE} has bipolar + | | |
| bit 9-8 | 00 = Channe 01 = Channe | el 4 V _{SENSE} has unipolar el 4 V _{SENSE} has bipolar + el 4 V _{SENSE} has bipolar + | | |
| bit 7-6 | 00 = Channe 01 = Channe | el 1 V _{BUS} has unipolar +3 el 1 V _{BUS} has bipolar +32 el 1 V _{BUS} has bipolar +16 | V to -32V FSR | |
| bit 5-4 | 00 = Channe 01 = Channe | el 2 V _{BUS} has unipolar +3 el 2 V _{BUS} has bipolar +32 el 2 V _{BUS} has bipolar +16 | V to -32V FSR | |
| bit 3-2 | 00 = Channe 01 = Channe | el 3 V _{BUS} has unipolar +3 el 3 V _{BUS} has bipolar +32 el 3 V _{BUS} has bipolar +16 | V to -32V FSR | |
| bit 1-0 | 00 = Channe 01 = Channe | el 4 V _{BUS} has unipolar +3 el 4 V _{BUS} has bipolar +32 el 4 V _{BUS} has bipolar +16 | V to -32V FSR | |

x = Bit is unknown

REGISTER 7-12: REFRESH_G (1EH) REGISTER

| SEND | |
|---|-------|
| No Data in this command, Send Byte only | |
| bit 7 | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 This command is a Send Byte, it does not contain any data. It is exactly like the REFRESH command, but it is intended for use with the General Call command. When it is sent to the device, the REFRESH_G command is executed and the readable accumulator data, readable accumulator count, V_{BUS} and V_{SENSE} measurements are all refreshed and the internal accumulator values or accumulator count are reset, exactly like the REFRESH command. The host can read the updated data 1 ms after the REFRESH_G command is sent and anytime after, up until the next REFRESH, REFRESH_G or REFRESH V command is sent.

REGISTER 7-13: REFRESH_V (1FH) REGISTER

| SEND | |
|---|-------|
| No Data in this command, Send Byte only | |
| bit 7 | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 This command is a Send Byte, it does not contain any data. When it is sent to the device, the REFRESH_V command is executed. It is similar to the REFRESH command except the accumulators and accumulator count are not reset. The readable accumulator data, readable accumulator count, V_{BUS} and V_{SENSE} measurements are all refreshed without affecting the internal accumulators values or accumulator count. The host can read the updated data 1 ms after the REFRESH_V command is sent and anytime after, up until the next REFRESH, REFRESH_G or REFRESH_V command is sent.

REGISTER 7-14: SLOW (20H) REGISTER

| R-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
|-------|---------|---------|--------|----------|--------|----------|-------|
| SLOW | SLOW_LH | SLOW_HL | R_RISE | R_V_RISE | R_FALL | R_V_FALL | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

This register tracks the state of the SLOW pin, tracks transitions on the SLOW pin and controls the type of limited REFRESH command (if any) that will occur on a SLOW pin transition. This allows software to monitor the state of the SLOW pin and its transitions over the I²C even though the SLOW pin is asynchronous to the I²C pins and may have a different controller. As such, no REFRESH or REFRESH_V command is required to activate new written values or to update readable values. On a transition of the SLOW pin, a limited REFRESH function may be executed if bits 1-4 are set. These limited REFRESH and REFRESH_V functions update all of the readable results registers. The limited REFRESH does not update the CTRL_LAT, NEG_PWR_FSR_LAT or the ACCUM_CONFIG_LAT registers. For the limited REFRESH function only, it also resets the accumulators and accumulator count. These are called limited REFRESH and limited REFRESH_V functions because there is no activation of any pending changes to the control registers. If limited REFRESH and limited REFRESH_V are both enabled for a certain SLOW pin transition, REFRESH will be executed (REFRESH wins over REFRESH_V).

bit 7 SLOW:

0 = SLOW pin, the current status is not active

1 = SLOW pin, the current status is active

bit 6 SLOW_LH:

0 = The SLOW pin has not transitioned low to high since the last REFRESH command

1 = The SLOW pin has transitioned low to high since the last REFRESH command The bit is reset to '0' by a REFRESH or REFRESH G command.

bit 5 SLOW_HL:

0 = The SLOW pin has not transitioned high to low since the last REFRESH command

1 = The SLOW pin has transitioned high to low since the last REFRESH command

The bit is reset to '0' by a REFRESH or REFRESH G command.

bit 4 R RISE:

0 = Disables limited REFRESH function to take place on the rising edge of the SLOW pin

1 = Enables limited REFRESH function to take place on the rising edge of the SLOW pin The bit is not reset automatically, it must be written to be changed.

bit 3 R_V_RISE:

0 = Disables limited REFRESH_V function to take place on the rising edge of the SLOW pin

1 = Enables limited REFRESH_V function to take place on the rising edge of the SLOW pin The bit is not reset automatically, it must be written to be changed.

bit 2 R_FALL:

0 = Disables limited REFRESH function to take place on the falling edge of the SLOW pin

1 = Enables limited REFRESH function to take place on the falling edge of the SLOW pin The bit is not reset automatically, it must be written to be changed.

bit 1 R V FALL:

0 = Disables limited REFRESH_V function to take place on the falling edge of the SLOW pin

1 = Enables limited REFRESH_V function to take place on the falling edge of the SLOW pin

The bit is not reset automatically, it must be written to be changed.

bit 0 Unimplemented, read as '0'.

REGISTER 7-15: CTRL_ACT (21H) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-1 | R-1 | R-1 |
|--------|----------|-----------|-----|---------|-----------|---------|------------|
| | SAMPLE_M | 1ODE[3:0] | | GPIO_AL | ERT2[1:0] | SLOW_AL | _ERT1[1:0] |
| bit 15 | | | | | | | bit 8 |

| R-0 | R-0 | R-0 | R-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----------|------------|-----|-----|-----|-----|-------|
| | CHANNEL_I | N_OFF[3:0] | | _ | | _ | _ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

This register contains an image of Register 7-2 and reflects the current active value of these settings, whereas the values in register 01h may be programmed but not activated by one of the REFRESH commands. This register allows software to determine the actual active settings. This register is valid when the results registers are valid, 1 ms after a REFRESH/_V/_G command, in most cases. However, if you program a conversion rate change followed by REFRESH, the new conversion rate will not become effective until the current conversion cycle is complete. This can cause a delay in some cases before the conversion cycle (and the CTRL_ACT register) is updated. This delay can be variable, depending on where you are in the conversion cycle when the REFRESH command is sent.

bit 15-12 **SAMPLE_MODE[3:0]**: These bits select one of the sampling modes listed below. These modes are exclusive – that is, only one mode can be set at any given time. One of the sampling modes is Sleep, when no sampling occurs.

```
0b0000 = 1024 SPS adaptive accumulation (default), see Section 5.13.1, "Adaptive Accumulator"
```

0b0001 = 256 SPS adaptive accumulation

0b0010 = 64 SPS adaptive accumulation

0b0011 = 8 SPS adaptive accumulation

0b0100 = 1024 SPS, see Section 5.15, "Conversion Cycle Controls"

0b0101 = 256 SPS

0b0110 = 64 SPS

0b0111 = 8 SPS

0b1000 = Single-Shot mode, see Section 5.15.4, "Single-Shot Mode"

0b1001 = Single-Shot 8X

0b1010 = Fast mode, see Section 5.15.3, "Fast Mode"

0b1011 = Burst mode, see Section 5.15.2, "Burst Mode"

0b1100 = Reserved

0b1101 = Reserved

0b1110 = Reserved

0b1111 = Sleep, see Section 5.5, "Sleep State"

bit 11-10 **GPIO_ALERT2[1:0]**: Select the signals for the GPIO/ALERT2 pin. If the pin is configured as a GPIO pin, the R/W data for the pin are stored in Register 7-10.

- 00 = ALERT functions as an \overline{ALERT} pin
- 01 = GPIO digital input. Read the digital value input to this pin from Register 7-10. Default for this pin.
- 10 = GPIO digital output. Write the digital value to be output from this pin to Register 7-10.
- 11 = The pin functions as the SLOW pin, taking the pin high overrides the programmed sample rate and yields a sampling rate of 8 SPS.

REGISTER 7-15: CTRL_ACT (21H) REGISTER (CONTINUED)

bit 9-8 **SLOW_ALERT1[1:0]**: Select the signals for SLOW/ALERT1 pin. If the pin is configured as a GPIO pin, the R/W data for the pin are stored in Register 7-10.

00 = ALERT functions as an ALERT1 pin

- 01 = GPIO digital input. Read the digital value input to this pin from Register 7-10.
- 10 = GPIO digital output. Write the digital value to be output from this pin to Register 7-10.
- 11 = SLOW functions as the SLOW pin, taking the pin high overrides the programmed sample rate and yields a sampling rate of 8 SPS (default for this pin).

bit 7-4 CHANNEL N OFF[3:0]:

Allow one or more channels to be inactive during the conversion cycle. These settings apply for normal continuous round robin conversion cycles or Single-Shot mode, if Single-Shot mode is selected. If a channel is set to inactive, the auto-incrementing address pointer will skip addresses associated with that channel unless the pointer skipping bit 1 in this register is set.

In PAC195X devices, deactivating channels allows faster sampling. Burst or Fast modes are selected using bits [15:12] in this register.

PAC1954-1 default = 0b0000 (register default 0700h) (shown above)

PAC1953-1 default = 0b0001 (register value 0710h) PAC1952-1 default = 0b0011 (register value 0730h) PAC1952-2 default = 0b0011 (register value 0730h) PAC1951-1 default = 0b0111 (register value 0770h)

PAC1951-2 default = 0b0111 (register value 0770h)

bit 3-0 Unimplemented, read as '0'.

REGISTER 7-16: NEG PWR FSR ACT (22H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|---------|-------|----------|-------|----------|-------|----------|
| CFG_V | S1[1:0] | CFG_V | /S2[1:0] | CFG_\ | /S3[1:0] | CFG_V | 'S4[1:0] |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------|-------|---------|-------|----------|-------|----------|
| CFG_V | B1[1:0] | CFG_V | B2[1:0] | CFG_\ | /B3[1:0] | CFG_V | /B4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, rea | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

This register contains an image of Register 7-11. The bits in this register reflect the current active value of these settings, whereas the values in register 1Dh may be programmed but not activated by one of the REFRESH commands. This register allows software to determine the actual active setting. This register is valid when the results registers are valid, 1 ms after a REFRESH/ V/ G command.

bit 15-14 **CFG_VS1[1:0]**: Configure Channel 1 FSR for V_{SENSE} measurements

00 = Channel 1 V_{SENSE} has unipolar +100 mV to 0V FSR (default)

01 = Channel 1 V_{SENSE} has bipolar +100 mV to -100 mV FSR

10 = Channel 1 V_{SENSE} has bipolar +50 mV to -50 mV FSR

11 = Reserved

REGISTER 7-16: NEG_PWR_FSR_ACT (22H) REGISTER (CONTINUED)

bit 13-12 CFG_VS2[1:0]: Configure Channel 2 FSR for V_{SENSE} measurements 00 = Channel 2 V_{SENSE} has unipolar +100 mV to 0V FSR (default) 01 = Channel 2 V_{SENSE} has bipolar +100 mV to -100 mV FSR 10 = Channel 2 V_{SENSE} has bipolar +50 mV to -50 mV FSR 11 = Reserved $\textbf{CFG_VS3[1:0]} : \textbf{Configure Channel 3 FSR for V}_{\textbf{SENSE}} \ \textbf{measurements}$ bit 11-10 00 = Channel 3 V_{SENSE} has unipolar +100 mV to 0V FSR (default) 01 = Channel 3 V_{SENSE} has bipolar +100 mV to -100 mV FSR 10 = Channel 3 V_{SENSE} has bipolar +50 mV to -50 mV FSR 11 = Reserved **CFG_VS4[1:0]**: Configure Channel 4 FSR for V_{SENSE} measurements bit 9-8 00 = Channel 4 V_{SENSE} has unipolar +100 mV to 0V FSR (default) 01 = Channel 4 V_{SENSE} has bipolar +100 mV to -100 mV FSR 10 = Channel 4 V_{SENSE} has bipolar +50 mV to -50 mV FSR 11 = Reserved **CFG_VB1[1:0]**: Configure Channel 1 FSR for V_{BUS} measurements bit 7-6 00 = Channel 1 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 1 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 1 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved bit 5-4 **CFG_VB2[1:0]**: Configure Channel 2 FSR for V_{BUS} measurements 00 = Channel 2 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 2 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 2 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved bit 3-2 **CFG_VB3[1:0]**: Configure Channel 3 FSR for V_{BUS} measurements 00 = Channel 3 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 3 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 3 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved CFG_VB4[1:0]: Configure Channel 4 FSR for V_{BUS} measurements bit 1-0 00 = Channel 4 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 4 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 4 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved

REGISTER 7-17: CTRL_LAT (23H) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-1 | R-1 | R-1 |
|--------|----------|-----------|-----|---------|------------|---------|------------|
| | SAMPLE_M | IODE[3:0] | | GPIO_AL | .ERT2[1:0] | SLOW_AL | .ERT1[1:0] |
| bit 15 | | | | | | | bit 8 |

| R-0 | R-0 | R-0 | R-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----------|------------|-----|-----|-----|-----|-------|
| | CHANNEL_I | N_OFF[3:0] | | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

This register contains an image of Register 7-2. The bits in this register reflect the value of these settings, that was active before the most recent REFRESH command (including REFRESH_V and/or REFRESH_G). The values in register 01h may be programmed but not activated by one of the REFRESH commands and the values in 21h are currently active. This register allows software to determine the actual active setting that was active prior to the most recent REFRESH command and therefore corresponds to the dataset that is held in the readable registers. This register is valid when the results registers are valid, 1 ms after a REFRESH/_V/_G command. The CTRL_LAT register is not valid until the first REFRESH is sent after a POR event.

bit 15-12 **SAMPLE_MODE[3:0]**: These bits select one of the sampling modes listed below. These modes are exclusive – that is, only one mode can be set at any given time. One of the sampling modes is Sleep, when no sampling occurs.

```
0b0000 = 1024 SPS adaptive accumulation (default), see Section 5.13.1, "Adaptive Accumulator"
```

0b0001 = 256 SPS adaptive accumulation

0b0010 = 64 SPS adaptive accumulation

0b0011 = 8 SPS adaptive accumulation

0b0100 = 1024 SPS, see Section 5.15, "Conversion Cycle Controls"

0b0101 = 256 SPS

0b0110 = 64 SPS

0b0111 = 8 SPS

0b1000 = Single-Shot mode, see Section 5.15.4, "Single-Shot Mode"

0b1001 = Single-Shot 8X

0b1010 = Fast mode, see Section 5.15.3, "Fast Mode"

0b1011 = Burst mode, see Section 5.15.2, "Burst Mode"

0b1100 = Reserved

0b1101 = Reserved

0b1110 = Reserved

0b1111 = Sleep, see Section 5.5, "Sleep State"

bit 11-10 **GPIO_ALERT2[1:0]**: Select the signals for the GPIO/ALERT2 pin. If the pin is configured as a GPIO pin, the R/W data for the pin are stored in Register 7-10.

00 = ALERT functions as an ALERT pin

01 = GPIO digital input. Read the digital value input to this pin from Register 7-10. Default for this pin.

10 = GPIO digital output. Write the digital value to be output from this pin to Register 7-10.

11 = The pin functions as the SLOW pin, taking the pin high overrides the programmed sample rate and yields a sampling rate of 8 SPS.

bit 9-8 **SLOW_ALERT1[1:0]**: Select the signals for SLOW/ALERT1 pin. If the pin is configured as a GPIO pin, the R/W data for the pin are stored in Register 7-10.

00 = ALERT functions as an ALERT1 pin

01 = GPIO digital input. Read the digital value input to this pin from Register 7-10.

10 = GPIO digital output. Write the digital value to be output from this pin to Register 7-10.

11 = SLOW functions as the SLOW pin, taking the pin high overrides the programmed sample rate and yields a sampling rate of 8 SPS (default for this pin).

REGISTER 7-17: CTRL_LAT (23H) REGISTER (CONTINUED)

bit 7-4 CHANNEL N OFF[3:0]:

Allow one or more channels to be inactive during the conversion cycle. These settings apply for normal continuous round robin conversion cycles or Single-Shot mode, if Single-Shot mode is selected. If a channel is set to inactive, the auto-incrementing address pointer will skip addresses associated with that channel unless the pointer skipping bit 1 in this register is set.

In PAC195X devices, deactivating channels allows faster sampling. Burst or Fast modes are selected using bits [15:12] in this register.

```
PAC1954-1 default = 0b0000 (register default 0700h) (shown above)
```

PAC1953-1 default = 0b0001 (register value 0710h)

PAC1952-1 default = 0b0011 (register value 0730h)

PAC1952-2 default = 0b0011 (register value 0730h)

PAC1951-1 default = 0b0111 (register value 0770h)

PAC1951-2 default = 0b0111 (register value 0770h)

bit 3-0 Unimplemented, read as '0'.

REGISTER 7-18: NEG_PWR_FSR _LAT (24H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|---------|-------|----------|-------|----------|-------|----------|
| CFG_V | S1[1:0] | CFG_V | 'S2[1:0] | CFG_\ | /S3[1:0] | CFG_V | 'S4[1:0] |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|---------|-------|---------|-------|----------|-------|----------|
| CFG_VI | B1[1:0] | CFG_V | B2[1:0] | CFG_\ | /B3[1:0] | CFG_V | 'B4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

This register holds an image of Register 7-11. The bits in this register reflect the settings that were active before the most recent REFRESH command (including REFRESH_V and/or REFRESH_G). The values in register 1Dh may be programmed but not activated by one of the REFRESH commands. This register shows the settings that were active prior to the most recent REFRESH command and therefore correspond to the dataset that is held in the readable registers. This register is valid when the results registers are valid, 1 ms after a REFRESH/ V/ G command.

```
bit 15-14
                CFG_VS1[1:0]: Configure Channel 1 FSR for V<sub>SENSE</sub> measurements
                 00 = Channel 1 V<sub>SENSE</sub> has unipolar +100 mV to 0V FSR (default)
                 01 = Channel 1 V<sub>SENSE</sub> has bipolar +100 mV to -100 mV FSR
                 10 = Channel 1 V<sub>SENSE</sub> has bipolar +50 mV to -50 mV FSR
                 11 = Reserved
                 CFG_VS2[1:0]: Configure Channel 2 FSR for V<sub>SENSE</sub> measurements
bit 13-12
                 00 = Channel 2 V<sub>SENSE</sub> has unipolar +100 mV to 0V FSR (default)
                 01 = Channel 2 V<sub>SENSE</sub> has bipolar +100 mV to -100 mV FSR
                 10 = Channel 2 V<sub>SENSE</sub> has bipolar +50 mV to -50 mV FSR
                 11 = Reserved
bit 11-10
                 CFG_VS3[1:0]: Configure Channel 3 FSR for V<sub>SENSE</sub> measurements
                 00 = Channel 3 V<sub>SENSE</sub> has unipolar +100 mV to 0V FSR (default)
                 01 = Channel 3 V_{SENSE} has bipolar +100 mV to -100 mV FSR
                 10 = Channel 3 V<sub>SENSE</sub> has bipolar +50 mV to -50 mV FSR
                 11 = Reserved
```

NEG_PWR_FSR _LAT (24H) REGISTER (CONTINUED) REGISTER 7-18: bit 9-8 **CFG_VS4[1:0]**: Configure Channel 4 FSR for V_{SENSE} measurements 00 = Channel 4 V_{SENSE} has unipolar +100 mV to 0V FSR (default) 01 = Channel 4 V_{SENSE} has bipolar +100 mV to -100 mV FSR 10 = Channel 4 V_{SENSE} has bipolar +50 mV to -50 mV FSR 11 = Reserved $\textbf{CFG_VB1[1:0]} : \textbf{Configure Channel 1 FSR for V}_{\textbf{BUS}} \ \textbf{measurements}$ bit 7-6 00 = Channel 1 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 1 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 1 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved $\textbf{CFG_VB2[1:0]} : \textbf{Configure Channel 2 FSR for V}_{\textbf{BUS}} \ \textbf{measurements}$ bit 5-4 00 = Channel 2 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 2 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 2 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved CFG_VB3[1:0]: Configure Channel 3 FSR for V_{BUS} measurements bit 3-2 00 = Channel 3 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 3 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 3 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved bit 1-0 **CFG_VB4[1:0]**: Configure Channel 4 FSR for V_{BUS} measurements 00 = Channel 4 V_{BUS} has unipolar +32V to 0V FSR (default) 01 = Channel 4 V_{BUS} has bipolar +32V to -32V FSR 10 = Channel 4 V_{BUS} has bipolar +16V to -16V FSR 11 = Reserved

REGISTER 7-19: ACCUM CONFIG (25H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-----------|---------|-----------|---------|------------|---------|-----------|
| ACC1_CO | NFIG[1:0] | ACC2_CC | NFIG[1:0] | ACC3_CC | ONFIG[1:0] | ACC4_CC | NFIG[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

This register is used to configure the Accumulator for one of the alternate modes: V_{SENSE} Accumulation (Coulomb Counting) or V_{BUS} Accumulation (V_{BUS} integration). All bits default to zero, which is the V_{POWER} Accumulation mode for the Accumulator, useful for energy measurements.

bit 7-6 ACC1_CONFIG[1:0]: Configure the accumulator for Channel 1 to accumulate V_{POWER} (default),

 V_{SENSE} or V_{BUS} .

- 00 = Channel 1 Accumulator accumulates V_{POWER}
- 01 = Channel 1 Accumulator accumulates V_{SENSE}
- 10 = Channel 1 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 5-4 ACC2_CONFIG[1:0]: Configure the accumulator for Channel 2 to accumulate V_{POWER} (default),

V_{SENSE} or V_{BUS}.

- 00 = Channel 2 Accumulator accumulates V_{POWER}
- 01 = Channel 2 Accumulator accumulates V_{SENSE}
- 10 = Channel 2 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 3-2 ACC3_CONFIG[1:0]: Configure the accumulator for Channel 3 to accumulate V_{POWER} (default),

V_{SENSE} or V_{BUS}.

- 00 = Channel 3 Accumulator accumulates V_{POWER}
- 01 = Channel 3 Accumulator accumulates V_{SENSE}
- 10 = Channel 3 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 1-0 ACC4_CONFIG[1:0]: Configure the accumulator for Channel 4 to accumulate V_{POWER} (default),

 V_{SENSE} or V_{BUS} .

- 00 = Channel 4 Accumulator accumulates V_{POWER}
- 01 = Channel 4 Accumulator accumulates V_{SENSE}
- 10 = Channel 4 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.

REGISTER 7-20: ALERT STATUS (26H) REGISTER

| RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 |
|--------|-------|-------|-------|-------|-------|-------|--------|
| CH1OC | CH2OC | CH3OC | CH4OC | CH1UC | CH2UC | CH3UC | CH4UC |
| bit 23 | | | | | | | bit 16 |

| RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| CH10V | CH2OV | CH3OV | CH4OV | CH1UV | CH2UV | CH3UV | CH4UV |
| bit 15 | | | | | | | bit 8 |

| RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | RC-0 | U-0 | U-0 |
|-------|-------|-------|-------|---------|-----------|-----|-------|
| CH1OP | CH2OP | CH3OP | CH4OP | ACC_OVF | ACC_COUNT | _ | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

bit 23

bit 19

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Read this register to determine the cause of ALERT being tripped. See **Section 5.16.4**, "**ALERT Functionality – Voltage**, **Current and Power**". This register is cleared when read and another conversion cycle completes. If the condition that set the ALERT is still present when the conversion cycle completes, the bit remains set. The register does not require a REFRESH to update the readable register value. The OC, UC, OP, OV and UV ALERTs are disabled by default. To enable the ones you want, set the appropriate bits in Register 7-34.

| | 0 = ALERT for overcurrent on Channel 1 is not tripped1 = ALERT for overcurrent on Channel 1 is tripped |
|--------|---|
| bit 22 | CH2OC: |
| | 0 = ALERT for overcurrent on Channel 2 is not tripped |
| | 1 = ALERT for overcurrent on Channel 2 is tripped |
| bit 21 | CH3OC: |
| | 0 = ALERT for overcurrent on Channel 3 is not tripped |
| | 1 = ALERT for overcurrent on Channel 3 is tripped |
| bit 20 | CH4OC: |
| | 0 = ALERT for overcurrent on Channel 4 is not tripped |
| | 1 = ALERT for overcurrent on Channel 4 is tripped |

CH1UC:

0 = ALERT for undercurrent on Channel 1 is not tripped1 = ALERT for undercurrent on Channel 1 is tripped

bit 18 CH2UC:

CH1OC:

0 = ALERT for undercurrent on Channel 2 is not tripped1 = ALERT for undercurrent on Channel 2 is tripped

bit 17 CH3UC:

0 = ALERT for undercurrent on Channel 3 is not tripped

1 = ALERT for undercurrent on Channel 3 is tripped

bit 16 CH4UC:

0 = ALERT for undercurrent on Channel 4 is not tripped1 = ALERT for undercurrent on Channel 4 is tripped

bit 15 **CH10V**:

0 = ALERT for overvoltage on Channel 1 is not tripped

1 = ALERT for overvoltage on Channel 1 is tripped

REGISTER 7-20: ALERT STATUS (26H) REGISTER (CONTINUED)

| bit 14 | CH2OV: |
|---------|---|
| | 0 = ALERT for overvoltage on Channel 2 is not tripped1 = ALERT for overvoltage on Channel 2 is tripped |
| bit 13 | CH3OV: |
| | 0 = ALERT for overvoltage on Channel 3 is not tripped1 = ALERT for overvoltage on Channel 3 is tripped |
| bit 12 | CH4OV: |
| | 0 = ALERT for overvoltage on Channel 4 is not tripped1 = ALERT for overvoltage on Channel 4 is tripped |
| bit 11 | CH1UV: |
| | 0 = ALERT for undervoltage on Channel 1 is not tripped1 = ALERT for undervoltage on Channel 1 is tripped |
| bit 10 | CH2UV: |
| | 0 = ALERT for undervoltage on Channel 2 is not tripped1 = ALERT for undervoltage on Channel 2 is tripped |
| bit 9 | CH3UV: |
| | 0 = ALERT for undervoltage on Channel 3 is not tripped1 = ALERT for undervoltage on Channel 3 is tripped |
| bit 8 | CH4UV: |
| | 0 = ALERT for undervoltage on Channel 4 is not tripped1 = ALERT for undervoltage on Channel 4 is tripped |
| bit 7 | CH1OP: |
| | 0 = ALERT for overpower on Channel 1 is not tripped1 = ALERT for overpower on Channel 1 is tripped |
| bit 6 | CH2OP: |
| | 0 = ALERT for overpower on Channel 2 is not tripped1 = ALERT for overpower on Channel 2 is tripped |
| bit 5 | CH3OP: |
| | 0 = ALERT for overpower on Channel 3 is not tripped1 = ALERT for overpower on Channel 3 is tripped |
| bit 4 | CH4OP: |
| | 0 = ALERT for overpower on Channel 4 has is not tripped1 = ALERT for overpower on Channel 4 is tripped |
| bit 3 | ACC_OVF : This bit signals when the Accumulator for any channel overflows or exceeds its fullness limit specified in Register 7-23. |
| | 0 = No Accumulator full related ALERT for this channel1 = ALERT triggered by Accumulator fullness limit exceeded |
| bit 2 | ACC_COUNT : This bit signals when the Accumulator Count overflows or exceeds its fullness limit specified in Register 7-23. |
| | 0 = No Accumulator full related ALERT for this channel1 = ALERT triggered by Accumulator Count fullness limit exceeded |
| bit 1-0 | Unimplemented, read as '0'. |

REGISTER 7-21: SLOW_ALERT1 (27H) REGISTER

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 |
|--------|-------|-------|-------|-------|-------|-------|--------|
| CH1OC | CH2OC | CH3OC | CH4OC | CH1UC | CH2UC | CH3UC | CH4UC |
| bit 23 | | | | | | | bit 16 |

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| CH1OV | CH2OV | CH3OV | CH4OV | CH1UV | CH2UV | CH3UV | CH4UV |
| bit 15 | | | | | | | bit 8 |

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | U-0 |
|-------|-------|-------|-------|---------|-----------|-----------|-------|
| CH1OP | CH2OP | CH3OP | CH4OP | ACC_OVF | ACC_COUNT | ALERT_CC1 | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Write to this register to assign a specific ALERT signal to the SLOW/ALERT1 pin. The SLOW/ALERT1 pin must be configured for the ALERT function in Register 7-2 for this register to control the pin. See **Section 5.16.2**, "ALERT Pin **Assignments**". ALERTs must be enabled in Register 7-34 before you can route them to a pin. Disable ALERTs in Register 7-34 before changing any limit to avoid false triggers.

bit 23 **CH10C**:

 $_{0}$ = ALERT for overcurrent on Channel 1 is not enabled

1 = ALERT for overcurrent on Channel 1 is enabled

bit 22 **CH2OC**:

0 = ALERT for overcurrent on Channel 2 is not enabled

1 = ALERT for overcurrent on Channel 2 is enabled

bit 21 **CH3OC**:

0 = ALERT for overcurrent on Channel 3 is not enabled

1 = ALERT for overcurrent on Channel 3 is enabled

bit 20 **CH4OC**:

0 = ALERT for overcurrent on Channel 4 is not enabled

1 = ALERT for overcurrent on Channel 4 is enabled

bit 19 CH1UC

0 = ALERT for undercurrent on Channel 1 is not enabled

1 = ALERT for undercurrent on Channel 1 is enabled

bit 18 CH2UC:

0 = ALERT for undercurrent on Channel 2 is not enabled

1 = ALERT for undercurrent on Channel 2 is enabled

bit 17 CH3UC:

0 = ALERT for undercurrent on Channel 3 is not enabled

1 = ALERT for undercurrent on Channel 3 is enabled

bit 16 CH4UC:

0 = ALERT for undercurrent on Channel 4 is not enabled

1 = ALERT for undercurrent on Channel 4 is enabled

bit 15 **CH10V**:

0 = ALERT for overvoltage on Channel 1 is not enabled

1 = ALERT for overvoltage on Channel 1 is enabled

REGISTER 7-21: SLOW_ALERT1 (27H) REGISTER (CONTINUED)

| bit 14 | CH2OV: |
|--------|--|
| | 0 = ALERT for overvoltage on Channel 2 is not enabled1 = ALERT for overvoltage on Channel 2 is enabled |
| bit 13 | CH3OV: |
| | 0 = ALERT for overvoltage on Channel 3 is not enabled1 = ALERT for overvoltage on Channel 3 is enabled |
| bit 12 | CH4OV: |
| | 0 = ALERT for overvoltage on Channel 4 is not enabled1 = ALERT for overvoltage on Channel 4 is enabled |
| bit 11 | CH1UV: |
| | 0 = ALERT for undervoltage on Channel 1 is not enabled1 = ALERT for undervoltage on Channel 1 is enabled |
| bit 10 | CH2UV: |
| | 0 = ALERT for undervoltage on Channel 2 is not enabled1 = ALERT for undervoltage on Channel 2 is enabled |
| bit 9 | CH3UV: |
| | 0 = ALERT for undervoltage on Channel 3 is not enabled1 = ALERT for undervoltage on Channel 3 is enabled |
| bit 8 | CH4UV: |
| | 0 = ALERT for undervoltage on Channel 4 is not enabled1 = ALERT for undervoltage on Channel 4 is enabled |
| bit 7 | CH1OP: |
| | 0 = ALERT for overpower on Channel 1 is not enabled1 = ALERT for overpower on Channel 1 is enabled |
| bit 6 | CH2OP: |
| | 0 = ALERT for overpower on Channel 2 is not enabled1 = ALERT for overpower on Channel 2 is enabled |
| bit 5 | CH3OP: |
| | 0 = ALERT for overpower on Channel 3 is not enabled1 = ALERT for overpower on Channel 3 is enabled |
| bit 4 | CH4OP: |
| | 0 = ALERT for overpower on Channel 4 is not enabled1 = ALERT for overpower on Channel 4 is enabled |
| bit 3 | ACC_OVF : This bit signals when the Accumulator for any channel overflows or exceeds its fullness limit specified in Register 7-23. |
| | 0 = No Accumulator full related ALERT for this channel1 = ALERT triggered by Accumulator fullness limit exceeded |
| bit 2 | ACC_COUNT : This bit signals when the Accumulator Count overflows or exceeds its fullness limit specified in Register 7-23. |
| | 0 = No Accumulator full related ALERT for this channel1 = ALERT triggered by Accumulator Count fullness limit exceeded |
| bit 1 | ALERT_CC1: Setting this bit to '1' causes the SLOW/ALERT1 pin to be asserted for 5 µs at the end of each conversion cycle. This pin must be configured as an ALERT pin for this function to trigger the SLOW/ALERT1 pin. The SLOW function is not available on this pin when the pin is used as an ALERT pin. See Section 5.16.1, "ALERT after Complete Conversion". |
| | 0 = No ALERT on SLOW/ALERT1 pin at each conversion cycle complete event 1 = ALERT function on SLOW/ALERT1 pin asserted for 5 μs on each completion of the conversion cycle |
| bit 0 | Unimplemented, read as '0'. |

REGISTER 7-22: GPIO_ALERT2 (28H) REGISTER

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 |
|--------|-------|-------|-------|-------|-------|-------|--------|
| CH1OC | CH2OC | CH3OC | CH4OC | CH1UC | CH2UC | CH3UC | CH4UC |
| bit 23 | | | | | | | bit 16 |

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| CH1OV | CH2OV | CH3OV | CH4OV | CH1UV | CH2UV | CH3UV | CH4UV |
| bit 15 | | | | | | | bit 8 |

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | U-0 |
|-------|-------|-------|-------|---------|-----------|-----------|-------|
| CH1OP | CH2OP | CH3OP | CH4OP | ACC_OVF | ACC_COUNT | ALERT_CC2 | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

Write to this register to assign a specific ALERT signal to the GPIO/ALERT2 pin. The GPIO/ALERT2 pin must be configured for ALERT function in Register 7-2 for this register to control the pin. See **Section 5.16.2**, "ALERT Pin **Assignments**". ALERTs must be enabled in Register 7-34 before you can route them to a pin. Disable ALERTs in Register 7-34 before changing any limit to avoid false triggers.

bit 23 **CH10C**:

0 = ALERT for overcurrent on Channel 1 is not enabled

1 = ALERT for overcurrent on Channel 1 is enabled

bit 22 CH2OC

0 = ALERT for overcurrent on Channel 2 is not enabled

1 = ALERT for overcurrent on Channel 2 is enabled

bit 21 CH3OC:

0 = ALERT for overcurrent on Channel 3 is not enabled

1 = ALERT for overcurrent on Channel 3 is enabled

bit 20 **CH4OC**:

0 = ALERT for overcurrent on Channel 4 is not enabled

1 = ALERT for overcurrent on Channel 4 is enabled

bit 19 **CH1UC**:

0 = ALERT for undercurrent on Channel 1 is not enabled

1 = ALERT for undercurrent on Channel 1 is enabled

bit 18 **CH2UC**:

0 = ALERT for undercurrent on Channel 2 is not enabled

1 = ALERT for undercurrent on Channel 2 is enabled

bit 17 CH3UC

0 = ALERT for undercurrent on Channel 3 is not enabled

1 = ALERT for undercurrent on Channel 3 is enabled

bit 16 CH4UC

0 = ALERT for undercurrent on Channel 4 is not enabled

1 = ALERT for undercurrent on Channel 4 is enabled

bit 15 **CH10V**:

0 = ALERT for overvoltage on Channel 1 is not enabled

1 = ALERT for overvoltage on Channel 1 is enabled

REGISTER 7-22: GPIO_ALERT2 (28H) REGISTER (CONTINUED)

| bit 14 | CH2OV: |
|--------|--|
| | 0 = ALERT for overvoltage on Channel 2 is not enabled1 = ALERT for overvoltage on Channel 2 is enabled |
| bit 13 | CH3OV: |
| | 0 = ALERT for overvoltage on Channel 3 is not enabled1 = ALERT for overvoltage on Channel 3 is enabled |
| bit 12 | CH4OV: |
| | 0 = ALERT for overvoltage on Channel 4 is not enabled1 = ALERT for overvoltage on Channel 4 is enabled |
| bit 11 | CH1UV: |
| | 0 = ALERT for undervoltage on Channel 1 is not enabled1 = ALERT for undervoltage on Channel 1 is enabled |
| bit 10 | CH2UV: |
| | 0 = ALERT for undervoltage on Channel 2 is not enabled1 = ALERT for undervoltage on Channel 2 is enabled |
| bit 9 | CH3UV: |
| | 0 = ALERT for undervoltage on Channel 3 is not enabled1 = ALERT for undervoltage on Channel 3 is enabled |
| bit 8 | CH4UV: |
| | 0 = ALERT for undervoltage on Channel 4 is enabled1 = ALERT for undervoltage on Channel 4 is enabled |
| bit 7 | CH1OP: |
| | 0 = ALERT for overpower on Channel 1 is not enabled1 = ALERT for overpower on Channel 1 is enabled |
| bit 6 | CH2OP: |
| | 0 = ALERT for overpower on Channel 2 is not enabled1 = ALERT for overpower on Channel 2 is enabled |
| bit 5 | CH3OP: |
| | 0 = ALERT for overpower on Channel 3 is not enabled1 = ALERT for overpower on Channel 3 is enabled |
| bit 4 | CH4OP: |
| | 0 = ALERT for overpower on Channel 4 is not enabled1 = ALERT for overpower on Channel 4 is enabled |
| bit 3 | ACC_OVF : This bit signals when the Accumulator for any channel overflows or exceeds its fullness limit specified in Register 7-23. |
| | 0 = No Accumulator full related ALERT for any channel1 = ALERT triggered by Accumulator fullness limit exceeded for one or more channels |
| bit 2 | ACC_COUNT : This bit signals when the Accumulator Count for any channel overflows or exceeds its fullness limit specified in Register 7-23. |
| | 0 = No Accumulator full related ALERT 1 = ALERT triggered by Accumulator Count fullness limit exceeded |
| bit 1 | ALERT_CC2: Setting this bit to '1' causes the GPIO/ALERT2 pin to be asserted for 5 µs at the end of each conversion cycle. This pin must be configured as an ALERT pin for this function to trigger the GPIO/ALERT2 pin. The SLOW function is not available on this pin when the pin is used as an ALERT pin. See Section 5.16.1, "ALERT after Complete Conversion". |
| | 0 = No ALERT on GPIO/ALERT2 pin at each conversion cycle complete event 1 = ALERT function on GPIO/ALERT2 pin asserted for 5 μs on each completion of the conversion cycle |
| bit 0 | Unimplemented, read as '0'. |
| - | |

REGISTER 7-23: ACC FULLNESS LIMITS (29H) REGISTER

| R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-1 |
|-------------------|-------|-------------------|-------|-------------------|-------|-------------------|-------|
| CH1 ACC FULL[1:0] | | CH2 ACC FULL[1:0] | | CH3 ACC FULL[1:0] | | CH4 ACC FULL[1:0] | |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---------------------|-------|-----|-----|-----|-----|-----|-------|
| ACC COUNT FULL[1:0] | | _ | _ | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

 Legend:
 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

These limits are used to set a limit for how full the Accumulators and Accumulator Count registers can be before the Accumulator Full and Accumulator Count full limits are tripped. This allows an ALERT to be registered when the Accumulator and Accumulator Count are approaching 100% full. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers.

bit 15-14 CH1 ACC FULL[1:0]: Fullness limit for the Channel 1 Accumulator:

00 **= Full**

01 = 15/16 full (default)

10 = 7/8 full

11 = 3/4 full

bit 13-12 CH2 ACC FULL[1:0]: Fullness limit for the Channel 2 Accumulator:

00 **= Full**

01 = 15/16 full (default)

10 = 7/8 full

11 = 3/4 full

bit 11-10 CH3 ACC FULL[1:0]: Fullness limit for the Channel 3 Accumulator:

00 **= Full**

01 = 15/16 full (default)

10 = 7/8 full

11 = 3/4 full

bit 9-8 CH4 ACC FULL[1:0]: Fullness limit for the Channel 4 Accumulator:

00 **= Full**

01 = 15/16 full (default)

10 = 7/8 full

11 = 3/4 full

bit 7-6 ACC COUNT FULL[1:0]: Fullness limit for the Accumulator Count register:

00 **= F**ul

01 = 15/16 full (default)

10 = 7/8 full

11 = 3/4 full

bit 5-0 Unimplemented, read as '0'.

REGISTER 7-24: OC LIMITN (30H-33H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|----------------|--------------|-------|-------|-------|-------|-------|-------|--|--|--|
| OC LIMIT[15:8] | | | | | | | | | | |
| bit 15 | bit 15 bit 8 | | | | | | | | | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|--|
| OC LIMIT[7:0] | | | | | | | | | |
| bit 7 bit 0 | | | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **OC LIMIT[15:0]**: Overcurrent (OC) limit for each channel. This limit is a two's complement number for all modes. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each channel has its own limit and addressable register. Address 30h determines the limit for Channel 1, 33h for Channel 4.

REGISTER 7-25: UC LIMITN (34H-37H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|----------------|-------|-------|-------|-------|-------|-------|-------|--|--|
| UC LIMIT[15:8] | | | | | | | | | |
| bit 15 | | | | | | | | | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| UC LIMIT[7:0] | | | | | | | | | | |
| bit 7 | | | | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **UC LIMIT[15:0]**: Undercurrent (UC) limit for each channel. This limit is a two's complement number for all modes. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each channel has its own limit and addressable register. Address 34h determines the limit for Channel 1, 37h for Channel 4.

REGISTER 7-26: OP LIMITN (38H-3BH) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|-----------------|-------|-------|-------|-------|-------|-------|--------|--|
| OP LIMIT[23:16] | | | | | | | | |
| bit 23 | | _ | _ | _ | _ | | bit 16 | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|----------------|-------|-------|-------|-------|-------|-------|-------|--|
| OP LIMIT[15:8] | | | | | | | | |
| bit 15 | | | | | | | bit 8 | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|
| OP LIMIT[7:0] | | | | | | | | |
| bit 7 | | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

OP LIMIT[23:0]: Overpower (OP) limit for each channel. This limit is a two's complement number for all modes. These 24 bits correspond to the upper 24 MSBs in the V_{POWER} number. The OP limit (only) is magnitude based, an OP trigger occurs when the result is more positive or more negative than the limit. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each channel has its own limit and addressable register. Address 38h determines the limit for Channel 1, 3Bh for Channel 4.

REGISTER 7-27: OV LIMITN (3CH-3FH) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|----------------|-------|-------|-------|-------|-------|-------|-------|--|
| OV LIMIT[15:8] | | | | | | | | |
| bit 15 | | | | | | | bit 8 | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|
| OV LIMIT[7:0] | | | | | | | | |
| bit 7 | | | | | | | bit 0 | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **OV LIMIT[15:0]**: Overvoltage (OV) limit for each channel. This limit is a two's complement number for all modes. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each channel has its own limit and addressable register. Address 3Ch determines the limit for Channel 1, 3Fh for Channel 4.

REGISTER 7-28: UV LIMITN (40H-43H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|----------------|-------|-------|-------|-------|-------|-------|-------|--|
| UV LIMIT[15:8] | | | | | | | | |
| bit 15 | | | | | | | bit 8 | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|
| UV LIMIT[7:0] | | | | | | | | |
| bit 7 | | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **UV LIMIT[15:0]**: Undervoltage (UV) limit for each channel. This limit is a two's complement number for all modes. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each channel has its own limit and addressable register. Address 40h determines the limit for Channel 1, 43h for Channel 4.

REGISTER 7-29: OC LIMIT NSAMPLES (44H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------|-------------|------------|-------------|----------|-------------|----------|-------------|
| NSAMPLES (| OC CH1[1:0] | NSAMPLES (| OC CH2[1:0] | NSAMPLES | OC CH3[1:0] | NSAMPLES | OC CH4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|--|------------------|----------------------|--------------------|
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

Number of consecutive samples exceeding the overcurrent limit that are required to trigger the ALERT function for each channel. The default is 1 sample (00). The sample counter is not reset until a conversion is completed to confirm that the ALERT condition is no longer present. A single conversion immediately after the ALERT is cleared will reset the ALERT. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers.

bit 7-6 NSAMPLES OC CH1[1:0]: Consecutive sample count to trigger the OC ALERT for Channel 1 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 bit 5-4 NSAMPLES OC CH2[1:0]: Consecutive sample count to trigger the OC ALERT for Channel 2 00 = 1 (default) 01 **= 4 samples** 10 = 8 samples 11 = 16 bit 3-2 NSAMPLES OC CH3[1:0]: Consecutive sample count to trigger the OC ALERT for Channel 3 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 bit 1-0 NSAMPLES OC CH4[1:0]: Consecutive sample count to trigger the OC ALERT for Channel 4 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16

REGISTER 7-30: UC LIMIT NSAMPLES (45H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------|-------------|----------|-------------|----------|-------------|----------|-------------|
| NSAMPLES | JC CH1[1:0] | NSAMPLES | UC CH2[1:0] | NSAMPLES | UC CH3[1:0] | NSAMPLES | UC CH4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|--|------------------|----------------------|--------------------|--|
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

Number of consecutive samples exceeding the undercurrent limit that are required to trigger the ALERT function for each channel. The default is 1. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers.

bit 7-6 NSAMPLES UC CH1[1:0]: Consecutive sample count to trigger the UC ALERT for Channel 1 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 bit 5-4 NSAMPLES UC CH2[1:0]: Consecutive sample count to trigger the UC ALERT for Channel 2 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 bit 3-2 NSAMPLES UC CH3[1:0]: Consecutive sample count to trigger the UC ALERT for Channel 3 00 = 1 (default)01 = 4 samples 10 = 8 samples 11 = 16 bit 1-0 NSAMPLES UC CH4[1:0]: Consecutive sample count to trigger the UC ALERT for Channel 4 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16

REGISTER 7-31: OP LIMIT NSAMPLES (46H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------|-------------|----------|-------------|----------|-------------|----------|-------------|
| NSAMPLES (| OP CH1[1:0] | NSAMPLES | OP CH2[1:0] | NSAMPLES | OP CH3[1:0] | NSAMPLES | OP CH4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

Number of consecutive samples exceeding the overpower limit that are required to trigger the ALERT function for each channel. The default is 1. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers.

| bit 7-6 | NSAMPLES OP CH1[1:0]: Consecutive sample count to trigger the OP ALERT for Channel 1 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |
|---------|---|
| bit 5-4 | NSAMPLES OP CH2[1:0]: Consecutive sample count to trigger the OP ALERT for Channel 2 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |
| bit 3-2 | NSAMPLES OP CH3[1:0]: Consecutive sample count to trigger the OP ALERT for Channel 3 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |
| bit 1-0 | NSAMPLES OP CH4[1:0]: Consecutive sample count to trigger the OP ALERT for Channel 4 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |

REGISTER 7-32: OV LIMIT NSAMPLES (47H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------|-------------|----------|-------------|----------|-------------|----------|-------------|
| NSAMPLES | OV CH1[1:0] | NSAMPLES | OV CH2[1:0] | NSAMPLES | OV CH3[1:0] | NSAMPLES | OV CH4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

Number of consecutive samples exceeding the overvoltage limit that are required to trigger the ALERT function for each channel. The default is 1. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers.

bit 7-6 NSAMPLES OV CH1[1:0]: Consecutive sample count to trigger the OV ALERT for Channel 1 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 bit 5-4 NSAMPLES OV CH2[1:0]: Consecutive sample count to trigger the OV ALERT for Channel 2 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 bit 3-2 NSAMPLES OV CH3[1:0]: Consecutive sample count to trigger the OV ALERT for Channel 3 00 = 1 (default)01 = 4 samples 10 = 8 samples 11 = 16 bit 1-0 NSAMPLES OV CH4[1:0]: Consecutive sample count to trigger the OV ALERT for Channel 4 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16

REGISTER 7-33: UV LIMIT NSAMPLES (48H) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------|-------------|----------|-------------|----------|---------------|----------|-------------|
| NSAMPLES | UV CH1[1:0] | NSAMPLES | UV CH2[1:0] | NSAMPLES | S UV CH3[1:0] | NSAMPLES | UV CH4[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

Number of consecutive samples exceeding the undervoltage limit that are required to trigger the ALERT function for each channel. The default is 1. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers.

| bit 7-6 | NSAMPLES UV CH1[1:0]: Consecutive sample count to trigger the UV ALERT for Channel 1 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |
|---------|---|
| bit 5-4 | NSAMPLES UV CH2[1:0]: Consecutive sample count to trigger the UV ALERT for Channel 2 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |
| bit 3-2 | NSAMPLES UV CH3[1:0]: Consecutive sample count to trigger the UV ALERT for Channel 3 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |
| bit 1-0 | NSAMPLES UV CH4[1:0]: Consecutive sample count to trigger the UV ALERT for Channel 4 00 = 1 (default) 01 = 4 samples 10 = 8 samples 11 = 16 |

REGISTER 7-34: ALERT ENABLE (49H) REGISTER

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 |
|--------|-------|-------|-------|-------|-------|-------|--------|
| CH1OC | CH2OC | CH3OC | CH4OC | CH1UC | CH2UC | CH3UC | CH4UC |
| bit 23 | | | | | | | bit 16 |

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| CH10V | CH2OV | CH3OV | CH4OV | CH1UV | CH2UV | CH3UV | CH4UV |
| bit 15 | | | | | | | bit 8 |

| RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | RW-0 | U-0 |
|-------|-------|-------|-------|---------|-----------|----------|-------|
| CH1OP | CH2OP | CH3OP | CH4OP | ACC_OVF | ACC_COUNT | ALERT_CC | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

bit 23

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

Write to these bits to enable ALERT functions. See Section 5.16.4, "ALERT Functionality – Voltage, Current and Power". To enable OC, UC, OP, OV, <u>UV ALERTs</u>, write '1' to the appropriate bit. ALERTs must be enabled in this register before they can be routed to an ALERT pin. Disable ALERTs in this register before modifying any of the various limits in Register 7-24, Register 7-25, Register 7-26, Register 7-27, Register 7-28 to avoid false triggers. A REFRESH (or REFRESH V/G) is required to activate the enabled ALERTs.

0 = ALERT for overcurrent on Channel 1 is disabled

CH1OC:

1 = ALERT for overcurrent on Channel 1 is enabled

bit 22 **CH2OC**:

0 = ALERT for overcurrent on Channel 2 is disabled 1 = ALERT for overcurrent on Channel 2 is enabled

bit 21 **CH3OC**:

0 = ALERT for overcurrent on Channel 3 is disabled1 = ALERT for overcurrent on Channel 3 is enabled

bit 20 **CH4OC**:

0 = ALERT for overcurrent on Channel 4 is disabled

1 = ALERT for overcurrent on Channel 4 is enabled

bit 19 **CH1UC**:

0 = ALERT for undercurrent on Channel 1 is disabled 1 = ALERT for undercurrent on Channel 1 is enabled

bit 18 CH2UC:

0 = ALERT for undercurrent on Channel 2 is disabled

1 = ALERT for undercurrent on Channel 2 is enabled

bit 17 CH3UC:

0 = ALERT for undercurrent on Channel 3 is disabled

1 = ALERT for undercurrent on Channel 3 is enabled

bit 16 CH4UC:

0 = ALERT for undercurrent on Channel 4 is disabled

1 = ALERT for undercurrent on Channel 4 is enabled

REGISTER 7-34: ALERT ENABLE (49H) REGISTER (CONTINUED)

| bit 15 | CH1OV: |
|---------|---|
| | 0 = ALERT for overvoltage on Channel 1 is disabled |
| L:4 4 4 | 1 = ALERT for overvoltage on Channel 1 is enabled |
| bit 14 | CH2OV: 0 = ALERT for overvoltage on Channel 2 is disabled |
| | 1 = ALERT for overvoltage on Channel 2 is enabled |
| bit 13 | CH3OV: |
| | 0 = ALERT for overvoltage on Channel 3 is disabled1 = ALERT for overvoltage on Channel 3 is enabled |
| bit 12 | CH4OV: |
| | 0 = ALERT for overvoltage on Channel 4 is disabled1 = ALERT for overvoltage on Channel 4 is enabled |
| bit 11 | CH1UV: |
| | 0 = ALERT for undervoltage on Channel 1 is disabled1 = ALERT for undervoltage on Channel 1 is enabled |
| bit 10 | CH2UV: |
| | 0 = ALERT for undervoltage on Channel 2 is disabled1 = ALERT for undervoltage on Channel 2 is enabled |
| bit 9 | CH3UV: |
| | 0 = ALERT for undervoltage on Channel 3 is disabled1 = ALERT for undervoltage on Channel 3 is enabled |
| bit 8 | CH4UV: |
| | 0 = ALERT for undervoltage on Channel 4 is disabled1 = ALERT for undervoltage on Channel 4 is enabled |
| bit 7 | CH1OP: |
| | 0 = ALERT for overpower on Channel 1 is disabled1 = ALERT for overpower on Channel 1 is enabled |
| bit 6 | CH2OP: |
| | 0 = ALERT for overpower on Channel 2 is disabled1 = ALERT for overpower on Channel 2 is enabled |
| bit 5 | CH3OP: |
| | 0 = ALERT for overpower on Channel 3 is disabled1 = ALERT for overpower on Channel 3 is enabled |
| bit 4 | CH4OP: |
| | 0 = ALERT for overpower on Channel 4 is disabled1 = ALERT for overpower on Channel 4 is enabled |
| bit 3 | ACC_OVF: |
| | 0 = ALERT for Accumulator fullness limit exceeded is disabled1 = ALERT for Accumulator fullness limit exceeded for one or more channels is enabled |
| bit 2 | ACC_COUNT: |
| | 0 = ALERT for Accumulator Count fullness is disabled1 = ALERT for Accumulator Count fullness limit exceeded is enabled |
| bit 1 | ALERT_CC: |
| | 0 = ALERT for Conversion Cycle Complete is disabled1 = ALERT for Conversion Cycle Complete is enabled |
| bit 0 | Unimplemented, read as '0'. |

REGISTER 7-35: ACCUM CONFIG ACT (4AH) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-----------------------------------|-------|-----------|---------|-----------|------------------|-------|
| ACC1_CO | ACC1_CONFIG[1:0] ACC2_CONFIG[1:0] | | NFIG[1:0] | ACC3_CC | NFIG[1:0] | ACC4_CONFIG[1:0] | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

This register contains an image of Register 7-19 and reflects the current active values of these settings, whereas the values in register 25h may be programmed but not activated by one of the REFRESH commands. This register allows software to determine the actual active settings.

bit 7-6 ACC1_CONFIG[1:0]: Configure the accumulator for Channel 1 to accumulate V_{POWER} (default),

V_{SENSE} or V_{BUS}.

- 00 = Channel 1 Accumulator accumulates V_{POWER}
- 01 = Channel 1 Accumulator accumulates V_{SENSE}
- 10 = Channel 1 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 5-4 ACC2_CONFIG[1:0]: Configure the accumulator for Channel 2 to accumulate V_{POWER} (default),

V_{SENSE} or V_{BUS}.

- 00 = Channel 2 Accumulator accumulates V_{POWER}
- 01 = Channel 2 Accumulator accumulates V_{SENSE}
- 10 = Channel 2 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 3-2 ACC3_CONFIG[1:0]: Configure the accumulator for Channel 3 to accumulate V_{POWER} (default),

V_{SENSE} or V_{BUS}.

- 00 = Channel 3 Accumulator accumulates V_{POWER}
- 01 = Channel 3 Accumulator accumulates V_{SENSE}
- 10 = Channel 3 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 1-0 ACC4_CONFIG[1:0]: Configure the accumulator for Channel 4 to accumulate V_{POWER} (default),

 V_{SENSE} or V_{BUS} .

- 00 = Channel 4 Accumulator accumulates V_{POWER}
- 01 = Channel 4 Accumulator accumulates V_{SENSE}
- 10 = Channel 4 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.

REGISTER 7-36: ACCUM CONFIG LAT (4BH) REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-----------|---------|-----------|---------|------------|---------|-----------|
| ACC1_CO | NFIG[1:0] | ACC2_CC | NFIG[1:0] | ACC3_CC | ONFIG[1:0] | ACC4_CC | NFIG[1:0] |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

This register contains an image of Register 7-19. The bits in this register reflect the value of these settings that were active before the most recent REFRESH command (including REFRESH_V and/of REFRESH_G). The values in register 25h may be programmed but not activated by one of the REFRESH commands and the values in register 4Ah are currently active. This register allows software to determine the actual setting that was active prior to the most recent REFRESH command and, therefore, corresponds to the dataset that is held in the readable registers. This register is valid when the results registers are valid, 1 ms after a REFRESH/ V/ G command.

- bit 7-6 **ACC1_CONFIG[1:0]**: Configure the accumulator for Channel 1 to accumulate V_{POWER} (default), V_{SENSE} or V_{BUS}.
 - 00 = Channel 1 Accumulator accumulates V_{POWER}
 - 01 = Channel 1 Accumulator accumulates V_{SENSE}
 - 10 = Channel 1 Accumulator accumulates V_{BUS}
 - 11 = Reserved, read as '0'.
- bit 5-4 ACC2_CONFIG[1:0]: Configure the accumulator for Channel 2 to accumulate V_{POWER} (default),

 V_{SENSE} or V_{BUS} .

- 00 = Channel 2 Accumulator accumulates V_{POWER}
- 01 = Channel 2 Accumulator accumulates V_{SENSE}
- 10 = Channel 2 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 3-2 ACC3_CONFIG[1:0]: Configure the accumulator for Channel 3 to accumulate V_{POWER} (default),

V_{SENSE} or V_{BUS}.

- 00 = Channel 3 Accumulator accumulates V_{POWER}
- 01 = Channel 3 Accumulator accumulates V_{SENSE}
- 10 = Channel 3 Accumulator accumulates V_{BUS}
- 11 = Reserved, read as '0'.
- bit 1-0 **ACC4_CONFIG[1:0]**: Configure the accumulator for Channel 4 to accumulate V_{POWER} (default), V_{SENSE} or V_{BUS}.
 - 00 = Channel 4 Accumulator accumulates V_{POWER}
 - 01 = Channel 4 Accumulator accumulates V_{SENSE}
 - 10 = Channel 4 Accumulator accumulates V_{BUS}
 - 11 = Reserved, read as '0'.

REGISTER 7-37: PRODUCT ID (FDH) REGISTER

| R-0 | R-1 | R-1 | R-1 | R-0 | R-1 | R-0 | R-0 |
|----------|-----|-----|-----|-----|-----|-----|-------|
| PID[7:0] | | | | | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 PID[7:0]: This register contains the Product ID for the PAC195X. These values depend on the part version:

0111 1000 for PAC1951-1

0111_1001 for PAC1952-1

0111_1010 for PAC1953-1

0111_1011 **for PAC1954-1**

0111 1100 for PAC1951-2

0111 1101 for PAC1952-2

REGISTER 7-38: MANUFACTURER ID (FEH) REGISTER

| R-0 | R-1 | R-0 | R-1 | R-0 | R-1 | R-0 | R-0 |
|----------|-----|-----|-----|-----|-----|-----|-------|
| MID[7:0] | | | | | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 **MID[7:0]**: The Manufacturer ID register identifies Microchip as the manufacturer of the PAC195X. This value is 54h.

REGISTER 7-39: REVISION ID (FFH) REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-1 | R-0 |
|----------|-----|-----|-----|-----|-----|-----|-------|
| RID[7:0] | | | | | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 **RID[7:0]**: The Revision register identifies the die revision.

0000 0010b for the initial release.


| D | Λ. | ~1 | 10 | E | V |
|---|----|----|----------|---|---|
| | H | C1 | y | J | Λ |

NOTES:

8.0 PACKAGING INFORMATION

8.1 Package Marking Information


16-Lead VQFN, (3 x 3 mm)




| Part Number | Code |
|-----------------|------|
| PAC1951T-1E/4MX | 951 |
| PAC1951T-2E/4MX | 51B |
| PAC1952T-1E/4MX | 952 |
| PAC1952T-2E/4MX | 52B |
| PAC1953T-E/4MX | 953 |
| PAC1954T-E/4MX | 954 |
| | |

Example:

Example:



16-Lead WLCSP (2.225 x 2.17 mm)



| Part Number | Code |
|------------------|------|
| PAC1951T-1E/J6CX | 951 |
| PAC1951T-2E/J6CX | 51B |
| PAC1952T-1E/J6CX | 952 |
| PAC1952T-2E/J6CX | 52B |
| PAC1953T-E/J6CX | 953 |
| PAC1954T-E/J6CX | 954 |

951156

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

16-Lead Very Thin Quad Flat, No Lead Package (4MX) - 3x3x0.9 mm Body [VQFN] With 1.10 mm Exposed Pad and Stepped Wettable Flanks


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-508 Rev A Sheet 1 of 2

16-Lead Very Thin Quad Flat, No Lead Package (4MX) - 3x3x0.9 mm Body [VQFN] With 1.10 mm Exposed Pad and Stepped Wettable Flanks

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | S |
|----------------------------|--------|-----------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Terminals | N | 16 | | |
| Pitch | е | | 0.50 BSC | |
| Overall Height | Α | 0.80 | 0.85 | 0.90 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | 0.203 REF | | |
| Overall Length | D | | 3.00 BSC | |
| Exposed Pad Length | D2 | 1.00 | 1.10 | 1.20 |
| Overall Width | Е | | 3.00 BSC | |
| Exposed Pad Width | E2 | 1.00 | 1.10 | 1.20 |
| Terminal Width | b | 0.20 | 0.25 | 0.30 |
| Terminal Length | Ĺ | 0.25 | 0.35 | 0.45 |
| Wettable Flank Step Length | D3 | 0.05 REF | | |
| Wettable Flank Step Height | A4 | 0.10 | - | 0.19 |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-508 Rev A Sheet 2 of 2

16-Lead Very Thin Quad Flat, No Lead Package (4MX) - 3x3x0.9 mm Body [VQFN] With 1.10 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|----------------------------------|-------------|----------|------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | Е | 0.50 BSC | | |
| Optional Center Pad Width | X2 | | | 1.20 |
| Optional Center Pad Length | Y2 | | | 1.20 |
| Contact Pad Spacing | C1 | | 2.90 | |
| Contact Pad Spacing | C2 | | 2.90 | |
| Contact Pad Width (X16) | X1 | | | 0.30 |
| Contact Pad Length (X16) | Y1 | | | 0.80 |
| Contact Pad to Center Pad (X16) | G1 | 0.45 | | |
| Contact Pad to Contact Pad (X12) | G2 | 0.20 | | |
| Thermal Via Diameter | V | | 0.33 | • |


Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2508 Rev A

16-Ball Wafer Level Chip Scale Package (CS) - 2.225x2.17 mm Body [WLCSP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-6036-01 Rev. C Sheet 1 of 2

16-Ball Wafer Level Chip Scale Package (CS) - 2.225x2.17 mm Body [WLCSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | S |
|----------------|------------------|-----------|-------|-------|
| Dimension | Dimension Limits | | NOM | MAX |
| Bump Pitch | eD | 0.50 BSC | | |
| Bump Pitch | еE | 0.50 BSC | | |
| Length | D | 2.225 BSC | | |
| Width | Е | 2.170 BSC | | |
| Overall Height | Α | 0.601 | 0.641 | 0.679 |
| Bump Height | A1 | 0.197 | - | 0.257 |
| Die Thickness | A2 | 0.363 | 0.388 | 0.413 |
| Bump Diameter | b | 0.297 | 0.327 | 0.357 |

Notes:

- 1. Topside A1 indicator is an engraved figure.
- 2. Under-fill is recommended for best solder joint reliability.
- 3. Solder diameter at interface to package body is 300µm (nominal).
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-6036-01 Rev. C Sheet 2 of 2

16-Ball Wafer Level Chip Scale Package (CS) - 2.225x2.17 mm Body [WLCSP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | | | |
|------------------------|-------------|----------|------|--|--|--|
| Dimens | MIN | MIN NOM | | | | |
| Contact Pitch | eD | 0.50 BSC | | | | |
| Contact Pitch | eE | 0.50 BSC | | | | |
| Overall Pitch | D1 | 1.50 BSC | | | | |
| Overall Pitch | E1 | 1.50 BSC | | | | |
| Space Between Contacts | G1 | | 0.25 | | | |
| Space Between Contacts | G2 | 0.25 | | | | |
| Contact Diameter | ØX1 | | 0.25 | | | |

Notes:

Note:

- Dimensioning and tolerancing per ASME Y14.5M

 PSC: Pagic Dimension, Theoretically exact value shows
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-8036-01 Rev. C

| D | Λ. | ~ 1 | | E | V |
|---|----|------------|----------|---|---|
| | H | C1 | y | 5 | Λ |

NOTES:

APPENDIX A: REVISION HISTORY

Revision C (May 2022)

The following is the list of modifications:

 Added the Automotive qualification in Features and Applications.

Revision B (March 2022)

The following is the list of modifications:

- · Updated section Computing Platform Support.
- Updated Register 7-37.

Revision A (June 2021)

· Initial release of this document.

Note: The I²C standard uses the terminology "Master" and "Slave". The equivalent Microchip terminology used in this document is "Host" and "Client", respectively.

| NOT | FS: |
|------|-----|
| 1101 | LO. |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | } | 2 | <u>-</u> X | ¥ | /XXX | E | xamp | ole: | | | |
|--------------------|--------------------------------------|---------------------------|---|---------------------------|------------|----|---------------------|-------|--|--|--|
| Device | Tape Ree | and I | Device Option | Temperature Range | Package | a) | PAC1 | 19517 | Γ-1E/4MX: | 16-lead 3 mm x 3 mm VQFN, Single-Channel, High-Side Power, Extended Temperature, Shipped in 120-piece, Tape and Reel | |
| Device: | | 95X: Singl Julator (32 | | nnel Power Monitor | with | b) | PAC1 | 954T | -E/4MX: : | 16-lead 3 mm x 3 mm VQFN, Four-Channel, High-Side Power, Extended Temperature, Shipped in 3300-piece, Tape and Reel | |
| Tape and Reel: | | = Tape a | and Reel | | | c) | PAC1 | 952T | -2E/J6CX: | 16-lead 2.225 mm x 2.17 mm WLCSP, Dual-Channel, Low-Side Power, Extended Temperature, | |
| Device Option | 1 ⁽²⁾ 2 ⁽²⁾ | | Side Power Monitor Side Power Monitor | | | d) | d) PAC1953T-E/J6CX: | | | Shipped in 5.000-piece, Tape and Reel 16-lead 2.225 mm x 2.17 mm WLCSP, Three-Channel, High-Side Power, | |
| Temperature Range: | Е | = -40°C | to +125°C (| Extended) | | | | | | Extended Temperature, Shipped in 5.000-piece, Tape and Reel | |
| Package: | 4MX | | ad Very Thin x 3 mm (VC | Quad Flat, No Lea RFN) | d Package, | | pa ore | | part numb ordering p | Reel identifier only appears in the catalog per description. This identifier is used for purposes and is not printed on the device Check with your Microchip Sales Office for | |
| | | | all Wafer Level Chip Scale Packaç 5 mm x 2.17 mm (WLCSP) | | age, | | | 2: | package check with your microcrip sales office package availability with the Tape and Reel opti Only appears on single and dual-channel devi Other devices are high-side power only. | | |



NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the LLS A

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0477-8



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5453 Tel: 317-536-2380 **Los Angeles**

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820