PXIe-5160 Specifications



Contents

PXIe-5160 Specifications

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. Warranted specifications account for measurement uncertainties, temperature drift, and aging. **Warranted** specifications are ensured by design, or verified during production and calibration.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- Typical specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- Measured (meas) specifications describe the measured performance of a representative model.

Specifications are **Typical** unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All vertical ranges
- All bandwidths and bandwidth limit filters
- Sample rate set to 1.25 GS/s or 2.5 GS/s
- Onboard Sample clock locked to onboard Reference clock

Warranted specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature ranges of 0 °C to 45 °C
- The PXIe-5160 is warmed up for 15 minutes at ambient temperature
- Self-calibration is completed after warm-up period
- Calibration cycle is maintained
- The PXI Express chassis fan speed is set to HIGH, the foam fan filters are removed if present, and the empty slots contain PXI chassis slot blockers and filler panels. For more information about cooling, refer to the Maintain Forced-Air Cooling Note to Users document available at ni.com/manuals.
- NI-SCOPE 4.1 or later instrument driver is used
- External calibration is performed at 23 °C ± 3 °C

Typical specifications are valid under the following conditions unless otherwise noted:

Ambient temperature ranges of 0 °C to 45 °C

Vertical

Analog Input

Number of channels	
PXIe-5160 (2 CH)	Two (simultaneously sampled)
PXIe-5160 (4 CH)	Four (simultaneously sampled)
Input type	Referenced single-ended
Connectors	BNC

Impedance and Coupling



Note Impedance and coupling are software-selectable on a per-channel

Impedance Setting	Typical	Warranted
50 Ω	50 Ω ± 1.50%	50 Ω ± 1.75%
1 ΜΩ	$1~\text{M}\Omega \pm 0.75\%$	$1~\text{M}\Omega\pm0.90\%$

Table 1. Input Impedance

Input capacitance[1]	15 pF ± 0.8 pF, nominal	
	15 pF ± 2.5 pF, warranted	
Input coupling	AC, DC	

Frequency	VSWR
DC ≤ f ≤ 500 MHz	1.1:1

Table 2. Voltage Standing Wave Ratio (VSWR), Nominal [2]

Voltage Levels

Input Range (V _{pk-pk})	Vertical Offset Range (V)
0.05 V	±0.5
0.1 V	±0.5
0.2 V	±0.5
0.5 V	±0.5
1 V	±0.5
2 V	±1.5
5 V	0

Table 3. 50 Ω Full-Scale (FS) Input Range and Vertical Offset Range

Input Range (V _{pk-pk})	Vertical Offset Range (V)
0.05 V	±0.5
0.1 V	±0.5
0.2 V	±0.5
0.5 V	±0.5
1 V	±0.5
2 V	±5
5 V	±5
10 V	±5
20 V	±30
50 V	±15

Table 4. 1 $\text{M}\Omega$ FS Input Range and Vertical Offset Range

Maximum input overload ^[3]		
50 Ω	Peaks ≤5 V, nominal	
1 ΜΩ	Peaks ≤42 V, nominal	

Accuracy

Resolution	10 bits
DC accuracy[4]	$\pm[(2\%\times \text{Reading} - \text{Vertical Offset}) + (1.4\%\times \text{Vertical Offset}) + (0.6\% \text{ of FS}) + 600 \ \mu\text{V}]$
DC drift ^[5]	$\pm[(0.1\% \times \text{Reading - Vertical Offset}) + (0.025\% \times \text{Vertical Offset}) + (0.03\% \text{ of FS})] \text{ per °C, nominal}$
AC amplitude accuracy[4]	±0.5 dB at 50 kHz
AC amplitude drift[5]	±0.01 dB per °C at 50 kHz, nominal

Input Impedance	Input Frequency	Crosstalk
50 Ω	DC ≤ f ≤ 100 MHz	-60 dB
	100 MHz < f ≤ 500 MHz	-45 dB
$1 \mathrm{M}\Omega^{[7]}$	DC ≤ f ≤ 100 MHz	-55 dB
	100 MHz < f ≤ 200 MHz	-45 dB

Table 5. Crosstalk (CH to/from CH), Nominal[6]

Bandwidth and Transient Response

50 Ω bandwidth (-3 dB)[8]	500 MHz, typical
	475 MHz, warranted []

Input Impedance	Input Range (V _{pk-pk})	Nominal	Warranted[]
1 MΩ [10]	0.05 V to 1 V	_	300 MHz
	2 V to 10 V	300 MHz	250 MHz
	20 V to 50 V	300 MHz	_

Table 6. 1 M Ω Bandwidth (-3 dB)[12]

Bandwidth-limiting filters		20 MHz
		175 MHz
Rise/fall time ^[13]		
50 Ω	750 ps	
$1 \mathrm{M}\Omega^{[14]}$	1.4 ns	
AC-coupling cutoff (-3 dB)[15]		
50 Ω[16]	170 kHz	

1 MΩ 17 Hz

Figure 1. PXIe-5160 Step Response, 50 Ω , 1 V_{pk-pk} Input Range, -0.25 V Programmable Offset, 500 ps Rising Edge, Measured






Figure 2. PXIe-5160 Step Response, 1 M Ω , 1 V_{pk-pk} Input Range, -0.25 V Programmable Offset, 500 ps Rising Edge, Measured [17]









Figure 4. PXIe-5160 1 M Ω Frequency Response, 1 V_{pk-pk}, Measured $^{[18]}$






Figure 5. PXIe-5160 Bandwidth-Limiting Filters Frequency Response, 1 $\rm V_{pk-pk},$ Measured

Spectral Characteristics

50 Ω Spectral Characteristics


Input Frequency	SFDR
<10 MHz	56 dBc
≥10 MHz to ≤100 MHz	54 dBc

Table 7. Spurious-Free Dynamic Range (SFDR), Nominal [19]

Input Frequency	Input Range (V _{pk-pk})	ENOB
<100 MHz	0.05 V	7.1
	0.1 V	7.4
	0.2 V to 5 V	7.6

Table 8. Effective Number of Bits (ENOB), Nominal [19]

Figure 6. PXIe-5160 Single Tone Spectrum, 2.98 dBm Input Signal at Connector, 50 Ω , 1 V_{pk-pk} , 2.5 GS/s, 101 MHz Input Tone, Full Bandwidth, Measured



1 M Ω Spectral Characteristics [20]

Input Frequency	Input Range (V _{pk-pk})	SFDR
<10 MHz	0.05 V to 10 V	53 dBc
	20 V	50 dBc
≥10 MHz to ≤100 MHz	0.05 V to 0.5 V	53 dBc
	1 V to 5 V	48 dBc

Table 9. SFDR, Nominal^[21]

Input Frequency	Input Range (V _{pk-pk})	ENOB
<10 MHz	0.05 V	6.8
	0.1 V	7.4
	0.2 V to 20 V	7.6
≤100 MHz	0.05 V	6.8
	0.1 V to 0.5 V	7.4
	1 V to 5 V	7.1

Table 10. ENOB, Nominal^[21]

Noise

Input Impedance	Input Range (V _{pk-pk})	Typical	Warranted
50 Ω	0.05 V	0.26% of FS	0.3% of FS
	0.1 V	0.16% of FS	0.19% of FS
	0.2 V to 5 V	0.14% of FS	0.17% of FS
1 ΜΩ	0.05 V	0.26% of FS	0.3% of FS
	0.1 V	0.16% of FS	0.19% of FS
	0.2 V to 50 V	0.14% of FS	0.17% of FS

Table 11. RMS Noise[22]

Skew

Channel-to-channel skew		
50 Ω to 50 Ω	<25 ps, nominal	
1 M Ω to 1 M Ω	<125 ps, nominal	
50 Ω to 1 MΩ	<800 ps, nominal	

Horizontal

Sample Clock

Sources		
Internal	Onboard clock (internal VCO)	
External	Front panel SMB connector	

Onboard Clock

76.299 kS/s to 2.5 GS/s
76.299 kS/s to 2.5 GS/s
76.299 kS/s to 1.25 GS/s
Up to 50 GS/s
250 fs RMS (12 kHz to 10 MHz), nominal
2.5 GHz
±10 ppm, typical
±25 ppm, warranted

Phase-Locked Loop (PLL) Reference Clock

Sources Internal Onboard 10 MHz reference		
External External 10 MHz (front panel CLK IN connector) or PXI_CLK10 (backplane connector)		
Duty cycle tolerance 45% to 55%		

External Sample Clock (CLK IN, Front Panel Connector)

Input voltage range, when configured as a Sample Clock	-10 dBm through 16 dBm
Maximum input overload, when configured as a Sample Clock	18 dBm
Impedance	50 Ω
Coupling	AC
Frequency range	1.25 GHz to 2.5 GHz ^[28]

External Reference Clock In (CLK IN, Front Panel Connector)

Input voltage range, when configured as a Reference Clock	200 mV _{pk-pk} to 4 V _{pk-pk}
Maximum input overload, when configured as a Reference Clock	5 V _{pk-pk} with Peaks ≤10 V
Impedance	50 Ω
Coupling	AC
Frequency range ^[29]	10 MHz

Reference Clock Out (CLK OUT, Front Panel Connector)

Output impedance	50 Ω
Logic type	3.3 V CMOS

Maximum current drive	±10 mA

Trigger

Supported trigger	Reference (Stop) Trigger	
Trigger types	Edge	
	Digital	
	Immediate	
	Hysteresis	
	Software	
Trigger sources PXIe-5160 (2 CH) CH 0, CH 1, TRIG, PFI 0, PFI 1, PXI_TRIG <06>, and Software		
PXIe-5160 (4 CH) CH 0, CH 1, CH 2, CH 3, PFI 0, PFI 1, PXI_TRIG <06>, and Software		
Time-to-digital conversion circuit time resolution	4 ps	
Dead time	710 ns, nominal	
Holdoff	6.4 ns to 27.4 s	
Trigger delay	From 0 to 73,786,976 seconds (28 months), nominal	

Analog Trigger (Edge Trigger Type)

Sources	
PXIe-5160 (2 CH)	CH 0, CH 1, or TRIG[30]
PXIe-5160 (4 CH)	CH 0, CH 1, CH 2, or CH 3
Trigger filters	
Low-frequency reject	150 kHz, nominal
High-frequency reject	150 kHz, nominal
Trigger sensitivity	3% of FS at ≤10 MHz, nominal
Trigger accuracy ^[31]	6% of FS at ≤10 MHz, nominal
Trigger jitter	4.7 ps

External Trigger (TRIG, Front Panel Connector)



Note TRIG is valid only for the PXIe-5160 (2 CH) device.

BNC
50 Ω or 1 MΩ
AC or DC

Input voltage range

50 Ω	±2.5 V	
1 ΜΩ	±5 V	
Maximum input	overload	
50 Ω	Peaks ≤5 V, nominal	
1 ΜΩ	Peaks ≤42 V, nominal	
Trigger sensitivity	3% of FS at ≤10 MHz, nominal	
Trigger accuracy ^[3]	6% of FS at ≤10 MHz, nominal	
Trigger jitter	4.7 ps	

Digital Trigger (Digital Trigger Type)

Sources ^[33]	
Front panel SMB connector	PFI <01>
Backplane connector	PXI_TRIG <06>

Programmable Function Interface (PFI 0 and PFI 1, Front Panel Connectors)

Connector	SMB jack
Direction	Bidirectional

As an Input (Trigger)

Destinations	Start Trigger (Acquisition Arm)
	Reference (Stop) Trigger
	Advance Trigger
Input impedance	10 kΩ
V _{IH}	2.0 V
V _{IL}	0.8 V
Maximum input overload	-0.5 V to 5.5 V
Maximum frequency	25 MHz

As an Output (Event)

Sources	Ready for Start
	Start Trigger (Acquisition Arm)
	Ready for Reference
	Arm Reference Trigger
	Reference (Stop) Trigger
	End of Record
	Ready for Advance

	Advance Trigger
	Done (End of Acquisition)
	Probe Compensation[34]
Output impedance	50 Ω, nominal
Logic type	3.3 V CMOS
Maximum current drive	±10 mA
Maximum frequency	25 MHz

CableSense

CableSense pulse voltage[35]	0.5 V , nominal
CableSense pulse rise time[36]	950 ps , nominal

Driver support for CableSense on the PXIe-5160 was first available in NI-SCOPE18.7.

Related information

• For more information about CableSense technology, refer to ni.com/ cablesense.

Waveform Specifications

Onboard memory sizes[37]	64 MB or 2 GB
Minimum record length	1 sample

Number of pretrigger samples [38]	Zero up to full record length	
Number of posttrigger samples [38]	Zero up to full record length	
Maximum number of records in onboard memory ^[39]		
64 MB	65,536	
2 GB	100,000	
Allocated onboard memory per record	[(Record length + 448 samples) × 2 bytes/sample], rounded up to an integer multiple of 128 bytes (minimum 512 bytes)	

Memory Sanitization

For information about memory sanitization, refer to the letter of volatility for your device, which is available at <u>ni.com/manuals</u>.

Calibration

External Calibration

External calibration calibrates the onboard references used in self-calibration and the external trigger levels. All calibration constants are stored in nonvolatile memory.

Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, triggering, and timing errors for all input ranges.

Calibration Specifications

Interval for external calibration	2 years
Warm-up time ^[40]	15 minutes

Software

Driver Software

Driver support for this device was first available in NI-SCOPE4.1.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-5160. NI-SCOPE provides application programming interfaces for many development environments.

Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows[™]/CVI[™]
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can monitor, control, and record measurements from the PXIe-5160 using InstrumentStudio.

InstrumentStudio is a software-based front panel application that allows you to perform interactive measurements on several different device types in a single program.



Note InstrumentStudio is supported only on 64-bit systems. If you are using a 32-bit system, use the NI-SCOPE-specific soft front panel instead of InstrumentStudio.

Interactive control of the PXIe-5160 was first available via InstrumentStudio in NI-SCOPE18.1 and via the NI-SCOPE SFP in NI-SCOPE4.1. InstrumentStudio and the NI-SCOPE SFP are included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5160. MAX is included on the driver media.

TClk Specifications

You can use the NI TClk synchronization method and the NI-TClk driver to align the Sample clocks on any number of supported devices, in one or more chassis. For more information about TClk synchronization, refer to the **NI-TClk Synchronization Help**, which is located within the **NI High-Speed Digitizers Help**. For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.

Intermodule SMC Synchronization Using NI-TClk for Identical Modules

Specifications are valid under the following conditions:

- All modules are installed in one PXI Express chassis.
- The NI-TClk driver is used to align the Sample clocks of each module.
- All parameters are set to identical values for each SMC-based module.
- Modules are synchronized without using an external Sample clock.
- Self-calibration is completed.



Note Although you can use NI-TClk to synchronize non-identical SMC-based modules, these specifications apply only to synchronizing identical modules.

Skew[41]	100 ps, nominal
Skew after manual adjustment	≤5 ps, nominal
Sample clock delay/adjustment resolution	20 fs

Power Requirements

+3.3 VDC	2.2 A, nominal
+12 VDC	2.3 A, nominal
Total power	34.8 W, nominal

Physical Characteristics

Dimensions	3U, 1 slot, PXI Express gen 1 x4 Module
	21.4 cm × 2.0 cm × 13.1 cm
	(8.4 in. × 0.8 in. × 5.1 in.)
Weight	430 g (15 oz.)

Environmental Characteristics

Humidity	
Operating	10% to 90%, noncondensing
Storage	5% to 95%, noncondensing
Pollution Degree	2
Maximum altitude	2,000 m (800 mbar) (at 25 °C ambient temperature)
Shock and Vibration	
Operating vibration	5 Hz to 500 Hz, 0.3 g RMS
Non-operating vibration	5 Hz to 500 Hz, 2.4 g RMS
Operating shock	30 g, half-sine, 11 ms pulse

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/product-certifications, search by model number, and click the appropriate link.

- $\frac{1}{2}$ 1 M Ω input only.
- $^2_-$ 50 Ω input only.
- $^{3}_{-}$ Signals exceeding the maximum input overload may cause damage to the device.
- ⁴_ Within ±3 °C of self-calibration temperature. This specification is **typical** for peak-to-peak input ranges of 0.05 V to 0.1 V and **warranted** for all other input ranges.

- ⁵ Used to calculate errors when onboard temperature changes more than ±3 °C from the self-calibration temperature.
- ⁶ Measured on one channel with test signal applied to another channel, with same range setting on both channels.
- ⁷ Only valid on peak-to-peak input ranges of 0.05 V to 10 V.
- ⁸ Normalized to 50 kHz.
- ⁹ For ambient temperature ranges of 0 °C to 30 °C.
- ¹⁰ Verified using a 50 Ω source and 50 Ω feed-through terminator.
- ¹¹ For ambient temperature ranges of 0 °C to 30 °C.
- ¹² Normalized to 50 kHz.
- ¹³ 50% FS input pulse.
- ¹⁴ Verified using a 50 Ω source and 50 Ω feed-through terminator.
- ¹⁵ Verified using a 50 Ω source.
- 16 With AC coupling enabled, the DC resistance to ground is 20 kΩ.
- ¹⁷ Verified using a 50 Ω source and 50 Ω feed-through terminator.
- ¹⁸ Verified using a 50 Ω source and 50 Ω feed-through terminator.
- ¹⁹ -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics. 7.2 kHz resolution bandwidth.
- ²⁰ Verified using a 50 Ω source and 50 Ω feed-through terminator.
- ²¹ -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics. 7.2 kHz resolution bandwidth.

- $\frac{22}{2}$ Verified using a 50 Ω terminator connected to input.
- 23 Divide by **n** decimation from 1.25 GS/s used for all rates less than 1.25 GS/s. For more information about the Sample Clock and decimation, refer to the **NI High-Speed Digitizers Help**.
- $\frac{24}{5}$ For the PXIe-5160 (4 CH), supported on channels 0 and 2. For the PXIe-5160 (2 CH), supported on channels 0 and 1.
- 25 With one channel enabled, stepped in multiples of 2.5 GS/s. With two channels enabled, stepped in multiples of 2.5 GS/s. With four channels enabled, stepped in multiples of 1.25 GS/s.
- $\frac{26}{10}$ Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.
- 27 When phase-locked to an external Reference Clock, the timebase accuracy is equal to the external Reference Clock accuracy. For example, when locked to the System Reference Clock of a PXI Express chassis, the module inherits the accuracy of the chassis System Reference Clock.
- $\frac{28}{10}$ To achieve the same real-time sample rate ranges as the onboard clock, a 2.5 GHz frequency is required.
- ²⁹ The PLL Reference Clock frequency must be accurate to ±25 ppm.
- $\frac{30}{2}$ For specifications on the TRIG input, refer to the **External Trigger (TRIG, Front Panel Connector)** section.
- 31 When the impedance settings of the triggering input and the analog input channel are the same. Delay will increase if the impedance of the triggering input does not match the impedance of the analog input channel.
- ³² When the impedance settings of the triggering input and the analog input channel are the same. Delay will increase if the impedance of the triggering input does not match the impedance of the analog input channel.

- ³³ Subsample trigger accuracy not supported on PFI 1 or PXI_TRIG<0..6>.
- 34 1 kHz, 50% duty cycle square wave, PFI 1 only.
- ³⁵ When measured with a high-impedance device.
- 36 When sourcing into a 50 Ω cable or load.
- ³⁷ Onboard memory is shared among all enabled channels.
- ³⁸ Single-record and multirecord acquisitions.
- ³⁹ You can exceed these numbers if you fetch records while acquiring data. For more information, refer to the NI High-Speed Digitizers Help.

40

⁴¹ Caused by clock and analog path delay differences. No manual adjustment performed. Tested with a NI PXIe-1082 chassis with a maximum slot-to-slot skew of 100 ps.