## FEATURES

- Wideband frequency range: 1 GHz to 20 GHz
- Low insertion loss: 0.8 dB typical to 20 GHz
- High Isolation: 52 dB typical to 20 GHz
- High input linearity
- 0.1 dB power compression (P0.1dB): 44 dBm
- Third order intercept (IP3): >70 dBm
- Second order intercept (IP2): >120 dBm
- High power handling at $\mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$ :
- Insertion loss path
- Average: 40 dBm
- Pulsed (>100 ns pulse width, $15 \%$ duty cycle): 43 dBm
- Peak ( $\leq 100$ ns peak duration, $5 \%$ duty cycle): 44 dBm
- Hot-switching: 37 dBm
- 0.1 dB RF settling time with $\mathrm{P}_{\mathrm{IN}} \leq 37 \mathrm{dBm}: 750 \mathrm{~ns}$
- No low frequency spurious
- Positive control interface: CMOS/LVTTL-compatible
- 20-lead, $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ LGA package
- Pin compatible with ADRF5141


## APPLICATIONS

- Military radios, radars, and electronic counter measures
- Satcom
- Test and instrumentation
- GaN and PIN diode replacement

FUNCTIONAL BLOCK DIAGRAM
ADRF5144


б

Figure 1. Functional Block Diagram

## GENERAL DESCRIPTION

The ADRF5144 is a reflective, single pole double-throw (SPDT) switch manufactured in the silicon process.
The ADRF5144 operates from 1 GHz to 20 GHz with typical insertion loss of 0.8 dB and typical isolation of 52 dB . The device has a radio frequency (RF) input power handling capability of 40 dBm average power and 44 dBm peak power for the insertion loss path.
The ADRF5144 draws a low current of $130 \mu \mathrm{~A}$ on the positive supply of +3.3 V and $510 \mu \mathrm{~A}$ on negative supply of -3.3 V . The device employs complementary metal-oxide semiconductor (CMOS)-Ilowvoltage transistor to transistor logic (LVTTL)-compatible controls. The ADRF5144 requires no additional driver circuitry, which makes it an ideal alternative to GaN and PIN diode-based switches.

The ADRF5144 can also operate with a single positive supply voltage $\left(V_{D D}\right)$ applied while the negative supply voltage $\left(\mathrm{V}_{S S}\right)$ is tied to ground. In this operating condition, the small signal performance is maintained while the switching characteristics, linearity, and power handling performance are derated, see Table 2.
The ADRF5144 comes in a 20 -lead, $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$, RoHS-compliant, land grid array (LGA) package and can operate from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## TABLE OF CONTENTS

Features1Applications ..... 1
Functional Block Diagram ..... 1
General Description. ..... 1
Specifications ..... 3
Single-Supply Operation ..... 4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
Power Derating Curves ..... 5
Electrostatic Discharge (ESD) Ratings ..... 6
ESD Caution. ..... 6
Pin Configuration and Function Descriptions ..... 7
Interface Schematics ..... 7
Typical Performance Characteristics ..... 8
Insertion Loss, Return Loss, And Isolation ..... 8
Input Power Compression ..... 9
Theory of Operation. ..... 10
Power Supply. ..... 10
RF Input and Output. ..... 10
Timing Specifications ..... 10
Applications Information ..... 11
Recommendations for PCB Design ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 12
Evaluation Boards ..... 12

## REVISION HISTORY

## 12/2022—Revision 0: Initial Version

## SPECIFICATIONS

$V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=0 \mathrm{~V}$ or $\mathrm{V}_{D D} \mathrm{~V}, \mathrm{~T}_{\mathrm{CASE}}=25^{\circ} \mathrm{C}, 50 \Omega$ system, unless otherwise noted.
Table 1. Electrical Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE | f |  | 1000 |  | 20,000 | MHz |
| INSERTION LOSS <br> Between RFC and RF1/RF2 (ON) |  | 9 kHz to 1 GHz <br> 1 GHz to 12 GHz <br> 12 GHz to 20 GHz <br> 20 GHz to 26 GHz |  | $\begin{aligned} & 0.45 \\ & 0.65 \\ & 0.8 \\ & 1.1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RETURN LOSS RFC and RF1/RF2 (ON) |  | 9 kHz to 1 GHz <br> 1 GHz to 12 GHz <br> 12 GHz to 20 GHz <br> 20 GHz to 26 GHz |  | $\begin{aligned} & 30 \\ & 25 \\ & 20 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| ISOLATION <br> Between RFC and RF1/RF2 (OFF) <br> Between RF1 and RF2 |  | 9 kHz to 20 GHz <br> 20 GHz to 26 GHz <br> 9 kHz to 20 GHz <br> 20 GHz to 26 GHz |  | $\begin{aligned} & 52 \\ & 47 \\ & 48 \\ & 43 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| SWITCHING CHARACTERISTICS <br> Rise and Fall Time <br> On and Off Time <br> RF Settling Time 0.5 dB RF Settling Time <br> 0.1 dB RF Settling Time | $\mathrm{t}_{\text {RISE }}, \mathrm{t}_{\text {FALL }}$ <br> $\mathrm{t}_{\mathrm{ON}}, \mathrm{t}_{\mathrm{OFF}}$ | $10 \%$ to $90 \%$ of RF output <br> $50 \% \mathrm{~V}_{\text {CTRL }}$ to $90 \%$ of RF output <br> $50 \% \mathrm{~V}_{\text {CTRL }}$ to 0.5 dB of final RF output, $\mathrm{P}_{\mathbb{N}} \leq 37$ <br> dBm <br> $50 \% \mathrm{~V}_{\text {CTRL }}$ to 0.1 dB of final RF output, $\mathrm{P}_{\mathbb{N}} \leq 37$ dBm |  | $\begin{aligned} & 135 \\ & 500 \\ & 550 \\ & 750 \end{aligned}$ |  | ns <br> ns <br> ns <br> ns |
| INPUT LINEARITY 0.1 dB Power Compression Input Third-Order Intercept Input Second-Order Intercept | $\begin{aligned} & \text { P0.1dB } \\ & \text { IIP3 } \\ & \text { IIP2 } \end{aligned}$ | $\mathrm{f}=1 \mathrm{GHz} \text { to } 18 \mathrm{GHz}$ <br> Two tone input power $=30 \mathrm{dBm}$ each tone, $\Delta \mathrm{f}=1$ MHz <br> Two tone input power $=30 \mathrm{dBm}$ each tone, $\Delta \mathrm{f}=1$ MHz |  | $\begin{aligned} & 44 \\ & >70 \\ & >120 \end{aligned}$ |  | dBm <br> dBm <br> dBm |
| SUPPLY CURRENT <br> Positive Supply Current Negative Supply Current | $\left\lvert\, \begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{SS}} \end{aligned}\right.$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {SS }}$ pins |  | $\begin{aligned} & 130 \\ & 510 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| DIGITAL CONTROL INPUTS <br> Voltage <br> Low <br> High <br> Current Low and High | $V_{\text {INL }}$ <br> $V_{\text {INH }}$ <br> $\mathrm{I}_{\mathrm{IL},}, \mathrm{I}_{\mathrm{NH}}$ | CTRL pin | $\begin{array}{\|l} 0 \\ 1.2 \end{array}$ | $<0.1$ | $\begin{aligned} & 0.8 \\ & 3.3 \end{aligned}$ | V V <br> $\mu \mathrm{A}$ |
| RECOMMENDED OPERATING CONDITONS <br> Positive Supply Voltage <br> Negative Supply Voltage <br> Digital Control Input Voltage RF Input Power Wait Time ${ }^{1}$ | $V_{D D}$ <br> $V_{S S}$ <br> $V_{\text {CTRL }}$ <br> $\mathrm{t}_{\text {Wait }}$ | $\begin{aligned} & \mathrm{P}_{\mathbb{N}} \leq 37 \mathrm{dBm} \\ & 37 \mathrm{dBm}<\mathrm{P}_{\mathbb{N}} \leq 41 \mathrm{dBm} \\ & 41 \mathrm{dBm}<\mathrm{P}_{\mathbb{N}} \leq 42 \mathrm{dBm} \\ & 42 \mathrm{dBm}<\mathrm{P}_{\mathbb{N}} \leq 43 \mathrm{dBm} \end{aligned}$ | $\begin{aligned} & 3.15 \\ & -3.45 \\ & 0 \\ & 0 \\ & 1.0 \\ & 1.2 \\ & 1.5 \end{aligned}$ |  | $\begin{aligned} & 3.45 \\ & -3.15 \\ & V_{D D} \end{aligned}$ |  |

## SPECIFICATIONS

Table 1. Electrical Specifications (Continued)

${ }^{1}$ For more details, see the Theory of Operation section.
2 For power derating over frequency, see Figure 2 and Figure 3.
${ }^{3}$ For different pulsed conditions, contact Applications Support.

## SINGLE-SUPPLY OPERATION

$V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=0 \mathrm{~V}$ or $\mathrm{V}_{D D} \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=25^{\circ} \mathrm{C}, 50 \Omega$ system, unless otherwise noted.
Table 2. Single-Supply Operational Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE | f |  | 1000 |  | 20,000 | MHz |
| SWITCHING CHARACTERISTICS <br> Rise and Fall Time <br> On and Off Time 0.1 dB RF Settling Time | $\mathrm{t}_{\text {RISE, }}, \mathrm{t}_{\text {FALL }}$ <br> $\mathrm{t}_{\mathrm{ON}}, \mathrm{t}_{\mathrm{OFF}}$ | $10 \%$ to $90 \%$ of RF output <br> $50 \% V_{\text {CTRL }}$ to $90 \%$ of RF output <br> $50 \% \mathrm{~V}_{\text {CTRL }}$ to 0.1 dB of final RF output, $\mathrm{P}_{\text {IN }} \leq 24$ dBm |  | $\begin{aligned} & 0.66 \\ & 1.5 \\ & 1.8 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| INPUT LINEARITY <br> 0.1 dB Power Compression Input Third-Order Intercept Input Second-Order Intercept | $\begin{aligned} & \text { P0.1dB } \\ & \text { IIP3 } \\ & \text { IIP2 } \end{aligned}$ | $\mathrm{f}=1 \mathrm{GHz} \text { to } 18 \mathrm{GHz}$ <br> Two tone input power $=20 \mathrm{dBm}$ each tone, $\Delta \mathrm{f}=1$ MHz <br> Two tone input power $=20 \mathrm{dBm}$ each tone, $\Delta \mathrm{f}=1$ MHz |  | $\begin{aligned} & 29 \\ & 58 \\ & 109 \end{aligned}$ |  | dBm <br> dBm <br> dBm |
| RECOMMENDED OPERATING CONDITONS <br> RF Input Power Wait Time ${ }^{1}$ <br> RF Input Power ${ }^{2}$ <br> Insertion Loss Path <br> Average <br> Pulsed ${ }^{3}$ <br> Peak <br> Hot Switching | $t_{\text {Wait }}$ $\mathrm{P}_{\text {IN }}$ | $\begin{aligned} & \mathrm{P}_{\mathrm{IN}} \leq 24 \mathrm{dBm} \\ & 24 \mathrm{dBm}<\mathrm{P}_{\mathrm{IN}} \leq 29.5 \mathrm{dBm} \\ & \mathrm{f}=1 \mathrm{GHz} \text { to } 18 \mathrm{GHz}, \mathrm{~T}_{\text {CASE }}=85^{\circ} \mathrm{C} \end{aligned}$ <br> RF signal applied to the RFC or through connected RF1/RF2 <br> >100 ns pulse width, $15 \%$ duty cycle <br> $\leq 100$ ns peak duration, $5 \%$ duty cycle <br> RF signal applied to the RFC |  | $\begin{aligned} & 0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & 30 \\ & 24 \end{aligned}$ | $\mu \mathrm{S}$ <br> US <br> dBm <br> dBm <br> dBm <br> dBm |

[^0]
## ABSOLUTE MAXIMUM RATINGS

For recommended operating conditions, see Table 1 and Table 2.
Table 3. Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| Supply Voltage |  |
| Positive | -0.3 V to +3.6 V |
| Negative | -3.6 V to +0.3 V |
| Digital Control Input Voltage |  |
| Voltage | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Current | 3 mA |
| RF Input Power, Dual Supply ${ }^{1}\left(\mathrm{~V}_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=\right.$ $-3.3 \mathrm{~V}, \mathrm{f}=1 \mathrm{GHz}$ to $18 \mathrm{GHz}, \mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$ ) |  |
| Insertion Loss Path |  |
| Average | 40.5 dBm |
| Pulsed | 43.5 dBm |
| Peak | 44.5 dBm |
| Hot Switching | 37.5 dBm |
| RF Input Power, Single Supply ${ }^{1}\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=0\right.$ $\mathrm{V}, \mathrm{f}=1 \mathrm{GHz}$ to $18 \mathrm{GHz}, \mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$ ) |  |
| Insertion Loss Path |  |
| Average | 30.5 dBm |
| Pulsed | 30.5 dBm |
| Peak | 30.5 dBm |
| Hot Switching | 24.5 dBm |
| RF Power Under Unbiased Condition ( $\left.\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{S S}=0 \mathrm{~V}\right)$ |  |
| Input at RFC | 30 dBm |
| Input at RFx | 24 dBm |
| Temperature |  |
| Junction ( $\mathrm{T}_{\mathrm{J}}$ ) | $135^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow | $260^{\circ} \mathrm{C}$ |

1 For power derating over frequency, see Figure 2 and Figure 3.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Only one absolute maximum rating can be applied at a time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{Jc}}$ is the junction to the case bottom (channel to package bottom) thermal resistance.

Table 4. Thermal Resistance

| Package Type | $\theta_{\mathrm{Jc}}{ }^{1}$ | Unit |
| :--- | :--- | :--- |
| CC-20-13 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1} \theta_{\mathrm{Jc}}$ was determined by simulation under the following conditions: the heat transfer is due solely to the thermal conduction from the channel through the ground pad to the PCB, and the ground pad is held constant at the operating temperature of $85^{\circ} \mathrm{C}$.

## POWER DERATING CURVES



Figure 2. Power Derating vs. Frequency, Low Frequency Detail, $T_{\text {CASE }}=85^{\circ} \mathrm{C}$


Figure 3. Power Derating vs. Frequency, High Frequency Detail, $T_{C A S E}=85^{\circ} \mathrm{C}$

## ABSOLUTE MAXIMUM RATINGS

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for ADRF5144

Table 5. ADRF5144, 20-Terminal LGA

| ESD Model | Withstand Threshold (V) | Class |
| :--- | :--- | :--- |
| HBM | $\pm 2000$ for all pins | 2 |
| CDM | $\pm 1250$ for all pins | C3 |

ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. EXPOSED PAD. THE EXPOSED PAD MUST BE

CONNECTED TO THE RFIDC GROUND OF THE PCB. I
Figure 4. Pin Configuration (Top View)

## Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 2, 4 to $8,10,11,15,16,18$ to 20 | GND | Ground. These pins must be connected to the RF/DC ground of the PCB. |
| 3 | RFC | RF Common Port. This pin is DC-coupled to 0 V and AC matched to $50 \Omega$. No DC blocking capacitor is required when the $R F$ line potential is equal to 0 VDC . |
| 9 | RF2 | RF Throw Port 2. This pin is $D C$-coupled to 0 V and AC matched to $50 \Omega$. No DC blocking capacitor is required when the $R F$ line potential is equal to 0 VDC . |
| 12 | CTRL | Control Input. For the truth table, see Table 7. |
| 13 | VDD | Positive Supply Voltage. |
| 14 | VSS | Negative Supply Voltage. |
| 17 | RF1 | RF Throw Port 1. This pin is DC-coupled to 0 V and AC matched to $50 \Omega$. No DC blocking capacitor is required when the $R F$ line potential is equal to 0 VDC . |
|  | EPAD | Exposed Pad. The exposed pad must be connected to the RF/DC ground of the PCB. |

## INTERFACE SCHEMATICS



Figure 5. RF Pins (RFC, RF1, and RF2) Interface Schematic


Figure 6. VDD Pin Interface Schematic


Figure 7. Digital Pin (CTRL) Interface Schematic


Figure 8. VSS Pin Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS

## INSERTION LOSS, RETURN LOSS, AND ISOLATION

$V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=-3.3 \mathrm{~V}$ or $0 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=0 \mathrm{~V}$ or $\mathrm{V}_{D D} \mathrm{~V}$, and $\mathrm{T}_{\text {CASE }}=25^{\circ} \mathrm{C}$ in a $50 \Omega$ system, unless otherwise noted. Measured on the ADRF5144-EVALZ.


Figure 9. Insertion Loss vs. Frequency at Room Temperature for RF1 and RF2


Figure 10. Return Loss vs. Frequency


Figure 11. Insertion Loss vs. Frequency over Temperature


Figure 12. Isolation vs. Frequency

## TYPICAL PERFORMANCE CHARACTERISTICS

## INPUT POWER COMPRESSION

$V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{S S}=-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=0 \mathrm{~V}$ or $\mathrm{V}_{D D} \mathrm{~V}$, and $\mathrm{T}_{\mathrm{CASE}}=25^{\circ} \mathrm{C}$ in a $50 \Omega$ system, unless otherwise noted. The large-signal performance parameter is measured on the ADRF5144-EVALZ.


Figure 13. Input 0.1 dB Power Compression vs. Frequency

## THEORY OF OPERATION

The ADRF5144 integrates a driver to perform logic function internally and to provide the advantage of a simplified control interface. The driver features a single control input pin, CTRL, that controls the state of RF paths, determining which RF port is in insertion loss state and which RF port is in isolation state (see Table 7).

## POWER SUPPLY

The ADRF5144 requires a positive supply voltage applied to the VDD pin and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to minimize RF coupling.
The ideal power-up sequence is as follows:

1. Connect the ground.
2. Power up $V_{D D}$ and $V_{S S}$. Power up $V_{S S}$ after $V_{D D}$ to avoid current transients on $V_{D D}$ during ramp-up.
3. Power up the digital control inputs. Power the digital control inputs before the $V_{D D}$ supply can inadvertently forward bias and damage the internal ESD protection structures. To avoid this damage, use a series $1 \mathrm{k} \Omega$ resistor to limit the current flowing into the control pin. Use pull-up or pull-down resistors if the controller output is in a high-impedance state after $V_{D D}$ is powered up, and the control pins are not driven to a valid logic state.
4. Apply an RF input signal.
5. The ideal power-down sequence is the reverse order of the power-up sequence.

## Single-Supply Operation

The ADRF5144 can operate with a single positive supply voltage applied to the VDD pin and VSS pin connected to the ground. However, some performance difference can occur in switching characteristics and large signal. For more details, see Table 2.

## RF INPUT AND OUTPUT

All of the RF ports (RFC, RF1, and RF2) are DC-coupled to 0 V , and no DC blocking is required at the RF ports when the RF line potential is equal to 0 V .

The RF ports are internally matched to $50 \Omega$. Therefore, external matching networks are not required.

The insertion loss path conducts the RF signal between the selected RF throw port and the RF common port. The isolation path provides high loss between the insertion loss path and the unselected RF throw port. The unselected RF port of the ADRF5144 is reflective.

The switch design is bidirectional with equal power handling capabilities. The RF input signal can be applied to the RFC port or the selected RF throw port.

Table 7. Control Voltage Truth Table

|  | RF Paths |  |
| :--- | :--- | :--- |
| Digital Control Input, V CTRL | RF1 to RFC | RF2 to RFC |
| Low | Insertion loss (on) | Isolation (off) |
| High | Isolation (off) | Insertion loss (on) |

## TIMING SPECIFICATIONS

When RF input power is greater than the maximum recommended hot-switching power level, a wait time of twait has to be respected after switching between RF throw ports, see Figure 14.
There is no wait time required if applying RF power levels lower than or equal to the maximum recommended hot-switching power level, see Table 1 and Table 2.


Figure 14. RF Input Power Wait Time

## APPLICATIONS INFORMATION

The ADRF5144 has two power supply pins (VDD and VSS) and one control pin (CTRL). Figure 15 shows the external components and connections for supply and control pins. The VDD pin and the VSS pin are decoupled with 100 pF and 10 nF multilayer ceramic capacitor, while the control pin is decoupled with 100 pF multilayer ceramic capacitor. The device pin out allows the placement of the decoupling capacitors close to the device. No other external components are needed for bias and operation, except DC blocking capacitors on the RF pins when the RF lines are biased at a voltage different than 0 V . For more details, see the Pin Configuration and Function Descriptions section.


Figure 15. Recommended Schematic

## RECOMMENDATIONS FOR PCB DESIGN

The RF ports are matched to $50 \Omega$ internally and the pin out is designed to mate a coplanar waveguide (CPWG) with $50 \Omega$ characteristic impedance on the PCB. Figure 16 shows the referenced CPWG RF trace design for an RF substrate with 8 mil thick Rogers RO4003 dielectric material. RF trace with 14 mil width and 7 mil clearance is recommended for 1.5 mil finished copper thickness.


Figure 16. Example PCB Stack Up
Figure 17 shows the routing of the RF traces, supply, and control signals from the device. The ground planes are connected with as many filled, through vias as allowed for optimal RF, and thermal performance. The primary thermal path for the device is the bottom side, therefore a heatsink is required underneath the PCB to ensure maximum heat dissipation and to reduce thermal rise on the PCB during high-power applications.


Figure 17. PCB Routings
Figure 18 shows the recommended layout from the device RF pins to the 50 ohm CPWG on the referenced stack-up. PCB pads are drawn 1:1 to device pads. The ground pads are drawn soldermask defined and the signal pads are drawn as pad defined. The RF trace from the PCB pad is extended with the same width till the package edge and tapered to $R F$ trace with $45^{\circ}$ angle. The paste mask is also designed to match the pad without any aperture reduction. The paste is divided into multiple openings for the paddle.


Figure 18. Recommended RF Pin Transitions
For alternate PCB stack-ups with different dielectric thickness and CPWG design, and for further recommendations, contact Analog Devices, Inc., Technical Support Request.

## OUTLINE DIMENSIONS



Figure 19. 20-Terminal Land Grid Array [LGA]
$3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ Body and 0.856 mm Package Height (CC-20-13)
Dimensions Shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Quantity | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADRF5144BCCZN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Terminal Land Grid Array [LGA] | Reel, 500 | CC-20-13 |
| ADRF5144BCCZN-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Terminal Land Grid Array [LGA] | Reel, 500 | CC-20-13 |

$1 \mathrm{Z}=$ RoHS-Compliant Part.

## EVALUATION BOARDS

Table 8. Evaluation Boards

| Model $^{1}$ | Description |
| :--- | :--- |
| ADRF5144-EVALZ | Evaluation Board |

1 Z = RoHS-Compliant Part.


[^0]:    ${ }^{1}$ For more details, see the Theory of Operation section.
    ${ }^{2}$ For power derating over frequency, see Figure 2 and Figure 3.
    ${ }^{3}$ For different pulsed conditions, contact Applications Support.

