

# 5A, Single-Cell, I<sup>2</sup>C-Controlled NVDC Buck Charger with Integrated USB Type-C DRP Detection

# **DESCRIPTION**

The MP2722 is a highly integrated, 5A, switch-mode battery management device for single-cell Li-ion or Li-polymer battery. The narrow-voltage DC (NVDC) power management structure provides low impedance power path that optimizes charging efficiency, reduces battery charging time, and extends battery life during discharging.

The MP2722 is USB Type-C 1.3 complaint, and features dual-role power (DRP) mode with as sink preferred (try.SNK) and source preferred (try.SRC) support. The device's input source type identification algorithm supports USB battery charging specification 1.2 (BC1.2) and non-standard adapter detection.

The I<sup>2</sup>C interface offers complete operating control, including charging parameter configurations and status/interrupt monitoring.

The MP2722 supports a fully customizable JEITA profile with configurable temperature windows and actions.

The MP2722 is available in a QFN-22 (2.5mmx3.5mm) package.

#### **FEATURES**

11/3/2022

- USB Type-C 1.3 Compliant
- Fully Integrated CC Controller with Dual-Role Power (DRP) Mode and Autonomous or Manual Mode
- Try.SNK and Try.SRC Mode Support
- Supports USB BC1.2 and Non-Standard Adapters
- 26V Sustainable Input Voltage (V<sub>IN</sub>)
- Configurable 80mA to 5A Charge Current (I<sub>CC</sub>) via the I<sup>2</sup>C
- Configurable 100mA to 3.2A Input Current Limit (I<sub>IN\_LIM</sub>) via the I<sup>2</sup>C
- Minimum V<sub>IN</sub> Loop for Maximum Adaptor Power Tracking
- Comprehensive Safety Features:
  - Fully Customizable JEITA Profile
  - Additional Negative Temperature Coefficient (NTC) Thermistor Input

- Configurable Die Temperature Regulation from 60°C to 120°C
- Complete Charge and Pre-Charge Safety Timers
- Watchdog Safety Timer
- Lockable Registers for Charging Parameters
- Configurable 750kHz to 1.5MHz Switching Frequency (f<sub>SW</sub>)
- Integrated 15mΩ Low- R<sub>DS(ON)</sub> Battery MOSFET with Shipping and Reset Modes
- Ultra-Low 8.5µA Battery Discharge Current in Shipping Mode
- Down to 30mA Termination Current Settings for Wearable Applications
- I<sup>2</sup>C Port for Flexible System Parameter Setting and Status Reporting
- Configurable Boost Converter for Source Mode and USB On-The-Go (OTG):
  - Configurable Output Current Limit Loop Up to 3A
  - Output Over-Current Protection (OCP)
  - Ability to Power into Large Capacitive Loads Up to 2mF
  - Configurable 5V to 5.35V Output Voltage
- Accuracy:
  - ±0.5% Battery Regulation Voltage (V<sub>BATT REG</sub>)
  - o ±5% lcc
  - o ±5% I<sub>IN LIM</sub>
  - Remote Battery Sensing for Fast Charge
  - ±2% Output Regulation in Boost Mode
- Available in a Small QFN-22 (2.5mmx3.5mm) Package


#### **APPLICATIONS**

- General ≤15W USB Type-C Applications
- Bluetooth Headphones
- Bluetooth Speakers
- Point-of-Sale (POS) Terminals
- Portable Cameras

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



# **TYPICAL APPLICATION**





## ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MP2722GRH-xxxx**	QFN-22 (2.5mmx3.5mm)	See Below	1
EVKT-MP2722	Evaluation Kit		

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP2722GRH-xxxx-Z).

# **TOP MARKING**

BVP

YWW

LLL

BVP: Product code of MP2722GRH-xxxx

Y: Year code WW: Week code LLL: Lot number

## **EVALUATION KIT EVKT-MP2722**

EVKT-MP2722 Kit contents: (Items below can be ordered separately).

#	Part Number	Item	Quantity
1	EV2722-RH-00A	MP2722 evaluation board	1
2	EVKT-USBI2C-02-BAG	Includes one USB to $I^2C$ communication interface device, one USB cable, and one ribbon cable	1
3	Online resources	Include the datasheet, user guide, product brief, and GUI	1

# Order directly from MonolithicPower.com or our distributors.





Figure 1: EVKT-MP2722 Evaluation Kit Set-Up

<sup>\*\* &</sup>quot;xxxx" is the register setting option. The factory default code is "-0000". This content can be viewed in the I<sup>2</sup>C register map. Contact an MPS FAE to obtain an "-xxxx" value.



# **PACKAGE REFERENCE**





# **PIN FUNCTIONS**

Pin #	Name	Type (1)	Description
2	IN	Р	Power input. Connect a 1µF ceramic capacitor from the IN pin to PGND.
3	PMID	Р	Decoupling node for the power stage. Bypass the PMID pin with a minimum $10\mu F$ ceramic capacitor connected from PMID to PGND, and placed as close to the IC as possible with the shortest possible route.
4	SW	Р	Switching node. Connect the SW pin to the inductor.
6	BST	Р	<b>Bootstrap power.</b> Connect a 22nF capacitor between BST and SW pins to form a floating supply for the high-side MOSFET (HS-FET) driver.
13	SYS	Р	System power output. Connect a minimum 20µF ceramic capacitor from the SYS pin to PGND.
14	BATT	Р	Battery positive terminal. The internal narrow-voltage DC (NVDC) battery MOSFET is connected between the SYS and BATT pins. Place a minimum $20\mu F$ ceramic capacitor from BATT to PGND.
5	PGND	Р	Power ground. Short the PGND pin to AGND on the PCB.
18	AGND	Р	Analog ground. Short the AGND pin to PGND on the PCB.
19	VCC	Р	Internal circuit power supply. Connect a 4.7µF ceramic capacitor from the VCC pin to AGND, placed as close to the IC as possible.
12	BATTSNS	Al	Battery voltage-sense pin for battery voltage regulation. Connect the BATTSNS pin as close as possible to the battery pack's positive terminal.
8	ĪNT	DO	<b>Open-drain interrupt output.</b> This pin generates an active low 256 $\mu$ s pulse when the IC has a status or fault report. Pull this pin up to VCC or another logic rail with a 10 $\mu$ 0 resistor.
16	SCL	DI	$\mbox{I}^2\mbox{\bf C}$ interface clock. Pull the SCL pin up to VCC or another logic rail with a $10k\Omega$ resistor.
15	SDA	DIO	$\mbox{l}^2\mbox{C}$ interface data. Pull the SDA pin up to VCC or another logic rail with a $10k\Omega$ resistor.
1	CC1	AIO	USB Type-C CC1 pin.
22	CC2	AIO	USB Type-C CC2 pin.
21	D+	AIO	<b>Positive line of the USB data line pair.</b> USB charger type detection is based on BC1.2. Non-standard adapter detection can also be implemented.
20	D-	AIO	<b>Negative line of the USB data line pair.</b> USB charger type detection is based on BC1.2. Non-standard adapter detection can also be implemented.
17	RST	DI	Battery MOSFET reset input. During shipping mode, pull this pin to logic low for a set time ( $t_{SHIPMODE}$ ) to wake up the IC from shipping mode. When the input voltage ( $V_{IN}$ ) is not present, setting this pin to logic low for a set time ( $t_{RST}$ ) resets the SYS power by turning the battery MOSFET off for a set time ( $t_{SYS\_RST}$ ). Then the battery MOSFET is re-enabled. This pin is internally pulled up by a $200k\Omega$ resistor. Float this pin if it is not used.
7	VRNTC	АО	<b>Voltage output for powering up the NTC.</b> The VRNTC pin is powered up to the same voltage as VCC when the buck or boost converter operates.
10	NTC1	AI	<b>Temperature-sense input 1.</b> Connect the NTC1 pin to a negative temperature coefficient (NTC) thermistor. Connect a resistor divider from VRNTC to NTC1 to AGND. NTC1 supports a JEITA profile.
9	PG/NTC2	DO/AI	<b>Open-drain power good (PG) indicator.</b> Pull the PG/NTC2 pin up with a $10k\Omega$ resistor. This pin is active low when the VIN_GD bit = 1, and it can be configured to act as temperature-sense input 2.



# PIN FUNCTIONS (continued)

Pin#	Name	Type (1)	Description
11	STAT/IB	DO/AO	Charge status open drain output. Pull up this pin with a $10k\Omega$ resistor. LOW indicates charging in progress. HIGH indicates not in charging or charging completes. Blinking with 1Hz indicates fault happens. Can be configured as battery current indication. IB pin sources a current which is proportional to the charge or discharge current of the battery. Connect a resistor from IB to AGND to get the battery current information.

#### Note:

1) Al = analog input, AO = analog output, AIO = analog input output, DI = digital input, DO = digital output, DIO = digital input output, P = power.

# **ABSOLUTE MAXIMUM RATINGS (2)**

IN to PGND	0.3V to +26V
PMID to PGND	0.3V to +26V
SW to PGND0.3V (-2V fc	or 20ns) to +24V
PMID to IN	0.3V to +12V
BATT, SYS to PGND	0.3V to +6.5V
BST to SW	0.3V to +5V
CC1, CC2 to AGND	0.3V to +22V
All Other Pins to AGND	0.3V to +5V
Continuous Power Dissipation (	$\Gamma_A = 25^{\circ}C)^{(3)}$
	2W
Junction temperature	150°C
Lead temperature (solder)	
Storage temperature	

#### ESD Ratings

Human Body Model (HBN	<b>Л)</b> <sup>(4)</sup>	2000V
Charged Device Model (C	DDM) (5)	250V

# Recommended Operating Conditions (7)

3.9V to 16V
Up to 3.2A
Up to 5A
Up to 5A
Up to 8A
Up to 4.6V
-40°C to +125°C

# **Thermal Resistance** (6) **θ**<sub>JA</sub> **θ**<sub>JC</sub> QFN-22 (2.5mmx3.5mm)...... 50 ....... 12.... °C/W

#### Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Per ANSI/ESDA/JEDEC JS-001, all pins.
- 5) Per ANSI/ESDA/JEDEC JS-002, all pins.
- 6) Measured on JESD51-7, 4-layer PCB.
- 7) The device is not guaranteed to function outside of its operating conditions.



# **ELECTRICAL CHARACTERISTICS**

 $T_A = -40$ °C to +125°C,  $T_A = 25$ °C, and  $V_{BATT} = 4V$  for typical values, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Quiescent Current			•			
Battery discharge current in shipping mode	I <sub>BATT_SHIP</sub>	V <sub>BATT</sub> = 4V, V <sub>IN</sub> = 0V, BATTFET disabled, T <sub>A</sub> = -40°C to +85°C		8.5	12	μA
Battery discharge current in idle mode	I <sub>BATT_IDLE</sub>	$V_{BATT} = 4V$ , $V_{IN} = 0V$ , BATTFET enabled, USB Type-C is disabled, $T_A = -40^{\circ}C$ to $+85^{\circ}C$		44	64	μΑ
Battery discharge current in sink mode	BATT_SINK	$V_{BATT} = 4V$ , $V_{IN} = 0V$ , BATTFET enabled, $T_A = -40^{\circ}C$ to $85^{\circ}C$		46	65	μΑ
Battery discharge current in source mode	IBATT_SRC	$V_{BATT} = 4V$ , $V_{IN} = 0V$ , BATTFET enabled, $T_A = -40^{\circ}C$ to $+85^{\circ}C$		77	95	μΑ
Battery discharge current in dual-role power (DRP) mode	I <sub>BATT_DRP</sub>	V <sub>BATT</sub> = 4V, V <sub>IN</sub> = 0V, BATTFET enabled, DRP toggle mode, T <sub>A</sub> = -40°C to +85°C		60	79	μΑ
USB suspend mode current	I <sub>IN_SUSP</sub>	$V_{IN} = 5V$ , $EN_BUCK = 0$		0.8		mΑ
Power-On/Off						
Input operating range	V <sub>IN_OP</sub>		3.9		16	V
Input under-voltage lockout (UVLO) threshold	VIN_UV	V <sub>IN</sub> falling, V <sub>BATT</sub> = 0V	3.1	3.25	3.45	٧
Input UVLO hysteresis	VIN_UV_HYS	V <sub>IN</sub> rising, V <sub>BATT</sub> = 0V		250		mV
Input debounce time	t <sub>DEB</sub>	V <sub>IN</sub> debounce to set VIN_GD		15		ms
Hold-off timer	t <sub>HOLD</sub>	VIN_GD = 1 to D+/D- detection starts		250		ms
Input vs. battery voltage	V <sub>HDRM</sub>	VIN - VBATT, VBATT = 4V, VIN rising	135	240	340	mV
headroom threshold	VHDRM	V <sub>IN</sub> - V <sub>BATT</sub> , V <sub>BATT</sub> = 4V, V <sub>IN</sub> falling	10	80	175	mV
land to consider		V <sub>IN</sub> rising, VIN_OVP = 6.3V	6.1	6.3	6.55	V
Input over-voltage protection (OVP) threshold	$V_{IN_{-}OV}$	V <sub>IN</sub> rising, VIN_OVP = 11V	10.5	11	11.55	V
proteodion (OVI ) illiconola		V <sub>IN</sub> rising, VIN_OVP= 14V	13.5	14	14.55	V
Input OVP hysteresis	V <sub>IN_OV_HYS</sub>	V <sub>IN</sub> falling		250		mV
BATT UVLO threshold	V <sub>BATT_UV</sub>	V <sub>IN</sub> = 0V, V <sub>BATT</sub> falling	2.4	2.5	2.6	V
BATT UVLO hysteresis	V <sub>BATT_UV_HYS</sub>	$V_{IN} = 0V$ , $V_{BATT}$ rising		400		mV
POWER PATH						
System regulation voltage	V <sub>SYS_REG</sub>	VBATT < VSYS_MIN, SYS_MIN = 100	3.7	3.82	3.94	V
Blocking FET on resistance	R <sub>ON_RBFET</sub>	T <sub>A</sub> = 25°C		15		$m\Omega$
High-side MOSFET (HS-FET) on resistance	Ron_Hs	T <sub>A</sub> = 25°C		25		mΩ
Low-side MOSFET (LS-FET on resistance	R <sub>ON_LS</sub>	T <sub>A</sub> = 25°C		25		mΩ
Battery MOSFET on resistance	R <sub>ON_BFET</sub>	T <sub>A</sub> = 25°C		14		mΩ
Battery MOSFET forward voltage in supplement mode	V <sub>FWD</sub>			30		mV



 $T_A = -40^{\circ}$ C to +125°C,  $T_A = 25^{\circ}$ C, and  $V_{BATT} = 4V$  for typical values, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Charge (T <sub>A</sub> = 0°C to 70°C)	<u>-</u>		•			
Charge voltage configuration range	V <sub>BATT_RANGE</sub>		3.6		4.6	V
Charge voltage step	V <sub>BATT_STEP</sub>			25		mV
Detter charge valtage regulation	V	VBATT = 4.2V	4.179	4.2	4.221	V
Battery charge voltage regulation	$V_{BATT\_REG}$	VBATT = 4.35V	4.328	4.35	4.372	V
Charge current regulation range	ICC_RANGE		0		5000	mA
Charge current step	ICC_STEP			80		mA
Fast charge current	Icc	ICC = 1040mA, V <sub>BATT</sub> = 3.8V	0.98	1.04	1.15	Α
r ast charge current	ICC	ICC = 2000mA, V <sub>BATT</sub> = 3.8V	1.9	2	2.1	Α
Pre-charge to fast charge threshold	V <sub>BATT_PRE</sub>	V <sub>BATT</sub> rising, VPRE = 3V	2.9	3	3.1	V
Pre-charge to fast charge threshold hysteresis		V <sub>BATT</sub> falling, VPRE = 3V		250		mV
Pre-charge current	I <sub>PRE</sub>	IPRE = 240mA, V <sub>BATT</sub> = 2.5V	207.5	240	277.5	mA
Charge termination current	ITED.:	ITERM = 120mA	90	120	150	mA
threshold	ITERM	ITERM = 30mA	18	30	42	mA
Trickle charge to pre-charge threshold	V <sub>BATT_TC</sub>	V <sub>BATT</sub> rising	1.9	2	2.1	V
Trickle charge to pre-charge threshold hysteresis		V <sub>BATT</sub> falling		200		mV
Trickle charge current	ITC	V <sub>BATT</sub> = 1V, ITRICKLE = 128mA	100	128	160	mA
Auto-recharge battery voltage	1/	V <sub>BATT</sub> falling, VRECHG = 100mV	45	90	135	mV
threshold	$V_{RECH}$	V <sub>BATT</sub> falling, VRECHG = 200mV	135	190	245	mV
Input Regulation ( $T_A = 0$ °C to 70°	C)					
Input minimum voltage regulation	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VIN_LIM = 3.88V, V <sub>BATT</sub> = 3.3V	3.758	3.88	4.002	V
input millimum voltage regulation	V <sub>IN_LIM</sub>	VIN_LIM = 4.36V, V <sub>BATT</sub> = 3.3V	4.236	4.36	4.484	V
Input minimum voltage regulation tracking battery	V <sub>IN_LIM_BATT</sub>	VIN_LIM = 3.88V, V <sub>BATT</sub> = 4V	70	165	285	mV
		IIN_LIM = 500mA	415	450	500	mA
Input current limit	$I_{IN\_LIM}$	IIN_LIM = 1.5A	1.34	1.41	1.5	Α
		IIN_LIM = 3A	2.7	2.84	3	Α
<b>Battery Over-Voltage Protection</b>	(OVP)					
Battery OVP threshold	V <sub>BATT_OVP</sub>	V <sub>BATT</sub> rising, percentage of V <sub>BATT_REG</sub>	103	105	106.5	%
Battery OVP hysteresis				1.7		%
Thermal		•	•		•	
1 (0)	<b>-</b>	TREG = 80°C		80		°C
Junction temperature regulation (8)	$T_{J\_REG}$	TREG = 120°C		120		°C
Thermal shutdown rising junction temperature (8)	T <sub>J_SHDN</sub>	Temperature rising		150		°C
Thermal shutdown hysteresis (8)	T <sub>SHDN_HYS</sub>			30		°C



 $T_A = -40$ °C to +125°C,  $T_A = 25$ °C, and  $V_{BATT} = 4V$  for typical values, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
JEITA NTC Monitor (T <sub>A</sub> = 0°C t		1	1	<b>/</b> P		
NTC cold temperature rising threshold	V <sub>COLD</sub>	As a percentage of V <sub>VRNTC</sub> , VCOLD = 74.2% (0°C)	73.9	74.5	75.1	%
NTC cold temperature rising threshold hysteresis		As a percentage of VVRNTC		1.4		%
NTC cool temperature rising threshold	Vcool	As a percentage of V <sub>VRNTC</sub> , VCOOL = 64.8% (10°C)	64.3	64.9	65.5	%
NTC cool temperature rising threshold hysteresis		As a percentage of VVRNTC		1.4		%
NTC warm temperature falling threshold	Vwarm	As a percentage of V <sub>VRNTC</sub> , VWARM = 32.6% (45°C)	31.9	32.5	33.1	%
NTC warm temperature falling threshold hysteresis		As a percentage of V <sub>VRNTC</sub>		1.4		%
NTC hot temperature falling threshold	Vнот	As a percentage of V <sub>VRNTC</sub> , VHOT = 23% (60°C)	22.7	23.3	23.9	%
NTC hot temperature falling threshold hysteresis		As a percentage of V <sub>VRNTC</sub>		1.4		%
BATTFET Over-Current Protect	tion (OCP)		1	ı		
BATTFET over-current (OC) threshold	I <sub>BATT_OCP</sub>		7			Α
PWM Converter						
	fsw	SW_FREQ = 750kHz	630	750	895	kHz
Switching frequency		SW_FREQ = 1000kHz	900	1050	1280	kHz
Switching frequency		SW_FREQ = 1250kHz	1060	1250	1450	kHz
		SW_FREQ = 1500kHz	1260	1475	1680	kHz
Boost						
Boost regulation voltage	V <sub>PMID_REG</sub>	VBOOST = $5.15$ V, $T_A = -40$ °C to $+85$ °C	5.08	5.15	5.22	V
BATT_LOW comparator falling	V <sub>BATT_LOW</sub>	BATT_LOW = 3V	2.88	3	3.12	V
threshold	A BATI_LOW	BATT_LOW = 3.3V	3.2	3.33	3.46	V
BATT_LOW comparator hysteresis				200		mV
BATT_LOW comparator debounce time	t <sub>D_BATT_LOW</sub>			10		ms
Boost output current limit	I <sub>BST_LIM</sub>	OLIM = 500mA, T <sub>A</sub> = 0°C to 70°C	500		615	mA
·	IDO1_LIIVI	OLIM = 1.5A, T <sub>A</sub> = 0°C to 70°C	1500		1700	mA
Boost OVP threshold	$V_{BST\_OVP}$	Boost mode, V <sub>IN</sub> rising	5.5	5.8	6.1	V
VCC LDO	T		1	I		_
VCC output voltage	Vvcc	$V_{IN} = 5V$ , $I_{VCC} = 5mA$		3.65		V
IB Output ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ )						
		I <sub>IB</sub> , charging, I <sub>BATT</sub> = 100mA	1.1	2	2.8	μA
IB current output gain	I <sub>IB</sub>	I <sub>IB</sub> , charging, I <sub>BATT</sub> = 1A	18.2	20	22.1	μA
- · · · · · · · · · · · · · · · · · · ·	.5	I <sub>IB</sub> , discharging, I <sub>BATT</sub> = 100mA	1.1	2	2.8	μA
		I <sub>IB</sub> , discharging, I <sub>BATT</sub> = 1A	18.2	20	22.1	μA



 $T_A = -40$ °C to +125°C,  $T_A = 25$ °C, and  $V_{BATT} = 4V$  for typical values, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Impedance Test			•			
		IVIN_SRC = 10µA	6	10	14	μA
Input impedance test current	IVIN_SRC	IVIN_SRC = 40µA	28	40	52	μA
		IVIN_SRC = 320µA	240	320	405	μA
Input impedance test voltage		VIN_TEST = 0.5V	0.46	0.5	0.54	V
threshold	$V_{\text{VIN\_TEST}}$	VIN_TEST = 1.5V	1.4	1.5	1.6	V
Logic I/O for SCL, SDA, INT,	RST, STAT				I	
Logic input low voltage	V <sub>IL</sub>				0.4	V
Logic input high voltage	ViH		1.3			V
Open-drain output low voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 10mA			0.2	V
RST pull-up resistor	R <sub>PULL_UP</sub>			200		kΩ
D+/D- Detection			•	•	•	
DCD D+ pull up current	I <sub>DP_SRC</sub>		7	10	13	μΑ
DCD D- pull low resistance	R <sub>DM_DWN</sub>		16	20	24	kΩ
D+/D- source voltage low	V <sub>SRC_L</sub>		550	600	650	mV
D+/D- source voltage high	V <sub>SRC_H</sub>		3.1	3.3	3.5	V
D+/D- sink current	Isnk		50	100	150	μΑ
Data detect voltage	$V_{DAT\_REF}$		300	350	400	mV
New standard 4 OV window	\ /	Low threshold	0.95	1	1.05	V
Non-standard 1.2V window	V <sub>1P2_TH</sub>	High threshold	1.33	1.4	1.47	V
Non-standard 1.2V window  Non-standard 2V window		Low threshold	1.73	1.8	1.87	V
Non-standard 2V window	$V_{2P0\_TH}$	High threshold	2.17	2.25	2.33	V
Non standard 2.71/ window	V/	Low threshold	2.3	2.4	2.5	V
Non-standard 2.7V window	$V_{2P7\_TH}$	High threshold	2.9	3	3.1	V
USB Type-C CC Detection						
CC1 and CC2 pull-down resistance	$R_{RD}$		4.6	5.1	5.6	kΩ
		RP_CFG = 80µA	70	80	90	μΑ
CC1 and CC2 pull-up current source	$I_{RP}$	RP_CFG = 180µA	165	180	195	μA
current source		RP_CFG = 330µA	305	330	350	μΑ
Sink port vRd-Connect threshold	V <sub>RD_CNCT</sub>		0.17	0.2	0.23	V
Sink port vRd-USB threshold	V <sub>RD_USB</sub>		0.63	0.66	0.69	V
Sink port vRd-1.5 threshold	V <sub>RD_1P5</sub>		1.22	1.26	1.3	V
Source port vRd-USB		RP_CFG = 80µA, low threshold	0.17	0.2	0.23	V
threshold	Vsrc_rd_1	RP_CFG = 80µA, high threshold	1.55	1.6	1.65	V
Source port vRd-1.5A	\/	RP_CFG = 180µA, low threshold	0.37	0.4	0.43	V
threshold	Vsrc_rd_2	RP_CFG = 180µA, high threshold	1.55	1.6	1.65	V



 $T_A = -40$ °C to +125°C,  $T_A = 25$ °C, and  $V_{BATT} = 4V$  for typical values, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Course new vD-l OA three-life	\/	RP_CFG = 330µA, low threshold	0.81	0.84	0.88	V
Source port vRd-3A threshold	Vsrc_rd_3	RP_CFG = 330µA, high threshold	2.5	2.6	2.7	V
USB Type-C attachment debounce time	tcc_debounce		120	150	180	ms
CC pin debounce time for PD	tPD_DEBOUNCE		12	15	18	ms
USB Type-C resistor (Rp) value change debounce time	t <sub>RP_CHANGE</sub>		12	15	18	ms
DRP toggle period	t <sub>DRP</sub>		70	80	90	ms
Duty cycle of advertised source port	dc <sub>SRC_DRP</sub>		40	50	60	%
Try.SRC wait time	t <sub>DRP_TRY</sub>		90	120	135	ms
Try.SRC debounce time	t <sub>TRYCCDEB</sub>		12	15	18	ms
Try.SRC timeout	<b>t</b> TRYTIMEOUT		900	1000	1100	ms
Timing						
Start-Up						
Legacy cable timer	<b>t</b> LEGACY		65	75	85	ms
<b>Battery Charger</b>						
Charge termination deglitch time	tterm_dgl			250		ms
Charge timer	tchg_tmr	CHG_TIMER = 10hr	8	10	12	hr
Top-off timer	t <sub>TOP_OFF</sub>	TOPOFF_TIMER = 30min	24	30	36	min
Battery auto-recharge deglitch time	trech_dgl			100		ms
RST Timing						
RST low time to exit shipping mode	tshipmode		0.9	1.1	1.3	sec
RST low time to reset BATTFET	t <sub>RST</sub>		8	10	12	sec
BATTFET reset time	t <sub>SYS_RST</sub>		250	330	400	ms
Enter shipping mode delay	tship_dly		10	12	15	sec
Watchdog and Clock						
Watchdog timer	twdt	WATCHDOG = 40s		40		sec
I <sup>2</sup> C clock	f <sub>SCL</sub>				400	kHz


#### Notes:


8) Guaranteed by design.




# TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN}=5V$ ,  $V_{BATT}=$  full range,  $I^2C$ -controlled,  $I_{CC}=2A$ ,  $I_{IN\_LIM}=3A$ ,  $V_{IN\_MIN}=4.36V$ ,  $L=1\mu H$  (DCR =  $12m\Omega$ ),  $T_A=25^{\circ}C$ , unless otherwise noted.










**TEMPERATURE (°C)** 












# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 5V$ ,  $V_{BATT} = full range$ ,  $I^2C$ -controlled,  $I_{CC} = 2A$ ,  $I_{IN\_LIM} = 3A$ ,  $V_{IN\_MIN} = 4.36V$ ,  $L = 1\mu H$  (DCR =  $12m\Omega$ ),  $T_A = 25^{\circ}C$ , unless otherwise noted.





© 2022 MPS. All Rights Reserved.



# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 5V$ ,  $V_{BATT} = full range$ ,  $I^2C$ -controlled,  $I_{CC} = 2A$ ,  $I_{IN\_LIM} = 3A$ ,  $V_{IN\_MIN} = 4.36V$ ,  $L = 1\mu H$  (DCR =  $12m\Omega$ ),  $T_A = 25^{\circ}C$ , unless otherwise noted.





CH4: IBATT

CH4: IBATT

CH3: Vsys

CH2: I<sub>SYS</sub> CH1: VIN

CH4: IBATT

CH1: /RST

CH3: VBATT CH2: V<sub>SYS</sub>

CH4: Isys

CH3: SW

CH4: IL

CH2: VBATT




# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 5V$ ,  $V_{BATT} = full range$ ,  $I^2C$ -controlled,  $I_{CC} = 2A$ ,  $I_{IN LIM} = 3A$ ,  $V_{IN MIN} = 4.36V$ ,  $L = 1\mu H$ (DCR =  $12m\Omega$ ),  $T_A = 25$ °C, unless otherwise noted.


### **Input Current Limit**

 $V_{IN} = 5V$ ,  $I_{IN\_LIM} = 1500$ mA,  $V_{BATT} = 3.8V$ ,  $I_{CC} = 1040 \text{mA}$ 




#### **Input Voltage Limit**

 $V_{IN} = 5V$  (2A),  $I_{IN\_LIM} = 3000$ mA,  $V_{BATT} = 3.8V$ ,  $I_{CC} = 1040 \text{mA}$ 




#### **SYS Load Transient**

V<sub>IN</sub> = 5V, V<sub>BATT</sub> = 3.3V, charge disabled,  $I_{SYS} = 1A \text{ to } 3A$ 




#### **BATTFET Reset**

 $V_{BATT} = 3.8V, I_{SYS} = 0.5A$ 




#### **OTG Mode On**

 $V_{BATT} = 3.8V$ ,  $V_{BOOST} = 5.15V$ ,  $I_{OTG} = 2A$ 



### **OTG Steady State Operation**

 $V_{BATT} = 3.8V, V_{BOOST} = 5.15V, I_{OTG} = 2A$ 





# **FUNCTIONAL BLOCK DIAGRAM**




Figure 2: Functional Block Diagram

© 2022 MPS. All Rights Reserved.



## **OPERATION**

The MP2722 is a highly integrated, I2Ccontrolled, switch-mode battery charger IC with narrow-voltage DC (NVDC) power management for the single-cell lithium-ion or lithium-polymer batterv applications. MP2722 integrates the reverse blocking MOSFET (RB-FET, QR), high-side switching MOSFET (HS-FET, QH), low-side switching MOSFET (LS-FET, Q<sub>L</sub>), battery MOSFET (BATTFET, Q<sub>B</sub>), and a USB Type-C 1.3 compliant, dual-role power (DRP), CC controller.

### **VCC** Regulator

The VCC regulator is powered from the higher voltage between the BATT and PMID pins. The VCC pin requires an external 4.7 $\mu$ F bypass capacitor. The VCC pin provides power for the internal circuits and the gate drivers. When VCC pin voltage (V<sub>VCC</sub>) exceeds the VCC under-voltage lockout (UVLO) threshold (V<sub>VCC\_UV</sub>), the I<sup>2</sup>C interface is ready for communication, and all of the registers are reset to their default values. The VCC pin can be used for external logic pull-up, but is not recommended for excess loads.

# **Battery Power-On**

If an input source is not available, the battery is connected, and the battery voltage ( $V_{BATT}$ ) exceeds the BATT UVLO threshold ( $V_{BATT\_UV}$ ), the BATTFET turns on and powers up the system. The low quiescent current and low voltage drop on BATTFET minimize battery consumption and maximize the battery runtime. The BATTFET's discharge current is monitored. If the system is overloaded or shorted to ground ( $I_{BATT} > I_{BATT\_OCP}$ ), the device turns off BATTFET immediately and sets the BATTFET\_DIS bit to 1. The BATTFET can be re-enabled following the methods described in the Exiting Shipping Mode section on page 21.

#### **Input Power-On**

When an input source is plugged in, the IC detects the input source type and sets the input current limit ( $I_{IN\_LIM}$ ) before the buck converter starts. The start-up sequence from the input source is described in detail below:

- 1. The input voltage (V<sub>IN</sub>) is detected.
- 2. The hold-off timer (about 250ms) runs.

- 3. Input source type detection starts.
- 4. I<sub>IN LIM</sub> is set.
- 5. If EN BUCK = 1, the buck converter starts.
- 6. If EN\_CHG = 1, charging starts.

#### **Hold-Off Timer**

When a valid input source is detected, the IC runs a hold-off timer ( $t_{\text{HOLD}}$ , typically about 250ms) before detecting the input source type.  $t_{\text{HOLD}}$  can be bypassed by setting HOLDOFF TMR bit to 0.

# **Input Source Type Detection**

The IC runs D+/D- detection when all of the following conditions are met:

- V<sub>IN</sub> exceeds V<sub>IN</sub> UV
- V<sub>IN</sub> is below V<sub>IN OV</sub>
- VIN GD = 1
- t<sub>HOLD</sub> ends
- AUTODPDM = 1, or FORCEDPDM is set

D+/D- detection includes the USB Battery Specification Charging 1.2 (BC1.2), standard adapter applications, and adjustable adapter handshake. high-voltage detection begins with data contact detection (DCD). If DCD detection is successful, the standard downstream port (SDP), dedicated charging port (DCP), and charging downstream port (CDP) are distinguished by primary and secondary detection. If the DCD timer expires, then non-standard adapter detection is initiated. Table 1 lists the criteria for non-standard adapter detection.

**Table 1: Non-Standard Adaptor Detection** 

Adaptor Type	D+ Voltage	D- Voltage
Divider 1	$V_{D+}$ within $V_{2P0\_TH}$	$V_{D-}$ within $V_{2P7\_TH}$
Divider 2	V <sub>D+</sub> within V <sub>2P7_TH</sub>	$V_{D-}$ within $V_{2P0\_TH}$
Divider 3	$V_{D+}$ within $V_{2P7\_TH}$	$V_{D-}$ within $V_{2P7\_TH}$
Divider 4	V <sub>D+</sub> within V <sub>1P2_TH</sub>	$V_{D-}$ within $V_{1P2\_TH}$
Divider 5	V <sub>D+</sub> within V <sub>2P7_TH</sub>	$V_{D-} > V_{2P7\_TH}$

Once a DCP is detected, the device is ready to detect a high-voltage adapter. Once a high-voltage adapter is detected, DPDM\_STAT is set to 1001, an INT pulse is generated, and the



device is ready to configure the D+/D- pins via register 0Bh.

If AUTODPDM = 0, then D+/D- detection is bypassed and the DPDM\_STAT bits remain set to 0000.

Table 2 lists the  $I_{IN\_LIM}$  settings from D+/D-detection.

Table 2: Input Current Limit Setting by D+/D-Detection

D+/D- Detection	Input Current Limit
Not started	500mA
USB SDP	500mA
USB DCP	2A
USB CDP	1.5A
Divider 1	1A
Divider 2	2.1A
Divider 3	2.4A
Divider 4	2A
Divider 5	3A
Unknown	500mA
High-voltage adapter	2A

# **USB Type-C Sink Detection**

In USB Type-C sink mode, the CC1 and CC2 pins are connected to AGND via a  $5.1 k\Omega$  resistor (Rd). The CC1 and CC2 voltages are monitored. The sink power sub-state is determined by the monitored CC pin voltage (see Table 3).

Table 3: USB-C Sink Power Sub-States by CC Voltage

	_		
CC Detection Result	CC Voltage	Min	Max
Type-C default USB	vRd-USB	0.25V	0.61V
Type-C 1.5A current	vRd-1.5	0.70V	1.16V
Type-C 3A Current	vRd-3	1.31V	2.04V

#### Input Current Limit (I<sub>IN\_LIM</sub>) Setting

After input source type detection finishes, the following actions are executed:

- The CC1\_SNK\_STAT or CC2\_SNK\_STAT bits are updated
- The DPDM\_STAT bits are updated
- I<sub>IN LIM</sub> is updated

11/3/2022

The VIN\_RDY bit is set to 1

When the VIN\_RDY bit is set, an INT pulse asserts and  $I_{\text{IN\_LIM}}$  is updated (see Table 4). The host can overwrite the IIN\_LIM registers to modify  $I_{\text{IN\_LIM}}$ .

**Table 4: Input Current Limit Setting** 

CC Detection Result	Input Current Limit
Type-C default USB or CC_CFG is disabled	D+/D- detection result (500mA if AUTODPDM = 0)
Type-C 1.5A current	1.5A
Type-C 3A current	3A
vRa (V <sub>IN</sub> is present, but no voltage is detected on the CC pin)	500mA

If the monitored CC pin changes after the USB Type-C resistor (Rp) change debounce time (t<sub>RP\_CHANGE</sub>) (typically 15ms), then I<sub>IN\_LIM</sub> updates. An INT pulse follows this action.

If the FORCEDPDM bit is set to 1, then D+/D-detection restarts. Once D+/D- detection finishes, the DPDM\_STAT bits and  $I_{IN\_LIM}$  updates. An INT pulse follows this action.

# Input Voltage Limit (VIN\_LIM) Setting

The MP2722 supports a configurable input voltage limit ( $V_{\text{IN\_LIM}}$ ). If  $V_{\text{IN}}$  drops to  $V_{\text{IN\_LIM}}$  due to the input source capability or a cable voltage drop, then the duty cycle is limited to prevent  $V_{\text{IN}}$  from dropping further. This reduces the converter's total output current.

If the EN\_VIN\_TRK bit is set to 0, then the absolute  $V_{\text{IN\_LIM}}$  is set by the VIN\_LIM register. If the EN\_VIN\_TRK bit is set to 1, then  $V_{\text{IN\_LIM}}$  is the maximum value between the VIN\_LIM register's setting and  $(V_{\text{BATT}} + 165 \text{mV})$ .

#### **Buck Converter and Charger Start-Up**

After the VIN\_RDY bit is set to 1, the buck converter soft starts if EN\_BUCK = 1. The buck converter's switching frequency ( $f_{SW}$ ) can be set between 750kHz and 1.5MHz. Peak current mode control is adopted to regulate the system voltage ( $V_{SYS}$ ), battery charge current, battery regulation voltage ( $V_{BATT_REG}$ ),  $I_{IN\_LIM}$ ,  $V_{IN\_LIM}$ , and the device die temperature loops.

If the EN\_CHG bit is set to 1, the device automatically starts charging.

### **NVDC Battery MOSFET (BATTFET)**

Using the NVDC structure, the BATTFET separates the system from the battery and controls the battery charging and discharging.



With power path management, the device prioritizes the system (SYS) output by utilizing the input source, battery, or both.

When the input source is absent, the BATTFET turns fully on to pass the battery power to the system via the ultra-low impedance path. When the input source is present and the buck converter has started up, the system output is related to  $V_{BATT}$  in the following ways:

- When V<sub>BATT</sub> is below the minimum system voltage setting (V<sub>SYS\_MIN</sub>), V<sub>SYS</sub> is regulated to (V<sub>SYS\_MIN</sub> + V<sub>TRACK</sub>), where V<sub>TRACK</sub> is typically 150mV. Depending on V<sub>BATT</sub>, the BATTFET works in linear mode to charge the battery with a trickle-charge, pre-charge, or fast charge current.
- Once V<sub>BATT</sub> exceeds V<sub>SYS\_MIN</sub>, the BATTFET turns on fully and the voltage difference between V<sub>SYS</sub> and V<sub>BATT</sub> is the BATTFET resistive voltage drop.
- 3. When charging is disabled or terminated,  $V_{SYS}$  is always regulated to  $V_{TRACK}$  plus the higher value between  $V_{SYS\_MIN}$  and  $V_{BATT}$ . In this scenario,  $V_{TRACK}$  is typically 100mV.

The status register VSYS\_STAT indicates whether the system is in  $V_{\text{SYS MIN}}$  regulation.

Figure 3 shows  $V_{\text{SYS}}$  regulation as  $V_{\text{BATT}}$  changes.




Figure 3: V<sub>SYS</sub> Regulation with V<sub>BATT</sub>

#### **Dynamic Power Management**

During the buck converter operation, the MP2722 continuously monitors the input current ( $I_{IN}$ ) and  $V_{IN}$ . If  $I_{IN\_LIM}$  or  $V_{IN\_LIM}$  is reached, the charge current is reduced to prevent the input source from being overloaded.

If the charge current is reduced to 0A,  $V_{\text{SYS}}$  starts to drop due to input power limitation. Once the  $V_{\text{SYS}}$  falls below  $V_{\text{BATT}}$ , the IC automatically enters supplement mode.

If the converter operates in input current loop or input voltage loop, the IINDPM\_STAT or VINDPM\_STAT bit is set to 1, respectively. This is followed by a maskable INT pulse.

# Supplement Mode

If  $V_{SYS}$  drops below  $V_{BATT}$ , the BATTFET turns on to prevent  $V_{SYS}$  from dropping further. In this scenario, the buck converter and the battery work together to provide power for the system.

## **Battery Charging**

The MP2722 can autonomously run a charging cycle without host involvement. The host can also control the charge operations and parameters via the registers.

A new charge cycle starts when all of the below conditions are met:

- The buck converter has started up
- The NTC pin's (NTC1 and NTC2) voltages are within the acceptable ranges
- BATTFET is on (BATTFET DIS = 0)
- Charging is enabled (EN\_CHG = 1)

### **Charging Profile**

The MP2722 detects  $V_{BATT}$  to provide four main charging phases: trickle-charge, pre-charge, constant-current charge, and constant-voltage charge (see Table 5).

**Table 5: Charge Current Setting** 

Battery Voltage (VBATT)	Charge Current	Default Value	CHG_ STAT
VBATT < VBATT_TC	ITRICKLE	128mA	001
VBATT_TC ≤ VBATT < VBATT_PRE	I <sub>PRE</sub>	240mA	010
VBATT_PRE ≤ VBATT < VBATT_REG	Icc	2A	011
VBATT = VBATT_REG	<lcc< td=""><td>-</td><td>100</td></lcc<>	-	100



Throughout the charging process, the actual charge current may be below the register setting due to other regulation loops, such as the input current loop, input voltage loop, or thermal regulation. In this scenario, charge termination is blocked and the charge timer counts at half of its usual speed. Figure 4 shows the battery charging profile.




Figure 4: Battery Charging Profile

### **Charge Termination**

If all the following conditions are met, charging is terminated:

- Termination is enabled (EN\_TERM = 1)
- The charge current is below the termination threshold for t<sub>TERM DGL</sub> (about 250ms)
- The device is charging in the constant-voltage phase
- The device is not in an input current or input voltage loop
- The device is not in thermal regulation

After termination, the status register CHG\_STAT is set to 101, the STAT pin indicator goes high, and an INT pulse is generated.

To restart a new charge cycle once charging terminates, re-plug in the input source or toggle the EN CHG bit.

To fully charge the battery, a top-off timer can be applied after termination is detected. The TOPOFF\_TIMER bits set the top-off timer. The TOPOFF\_ACTIVE bit is 1 when the top-off timer is active. A maskable INT pulse is generated when entering and exiting the top-off time. During top-off timer operation, charging continues, while the CHG\_STAT bits and the STAT pin both indicate that charging is done.

The top-off timer can be reset by any of the

conditions listed below:

- Charging changes from disabled to enabled
- Recharging begins
- The REG\_RST bit is set

# **Automatic Recharge**

When the battery is fully charged and charging is terminated, the battery may be discharged due to system supplement mode or self-discharge. When  $V_{BATT}$  discharges to the recharge threshold, the MP2722 automatically starts a new charging cycle without requiring a manual charge cycle restart, as long as the input power is valid. There is a deglitch timer ( $t_{RECH\_DGL}$ , about 100ms) to detect whether  $V_{BATT}$  is below the recharge threshold. An INT pulse asserts when automatic recharging starts.

#### **JEITA Thermistor Qualification**

The device supports the JEITA profile to manage charging parameters continuously monitoring the NTC1 and NTC2 voltages. Two independent negative temperature coefficient (NTC) thermistors with temperature sensing and flexible configurations are provided. The NTC1 and NTC2 pins can be enabled and disabled by setting the NTC1 ACTION NTC2 ACTION and bit, respectively.

The EN\_PG\_NTC2 bit should be set to 1 to enable NTC2 channel. When EN\_PG\_NTC2 bit is set to 0, there is only one NTC monitor.

If the corresponding NTC channel is enabled, the voltage on the NTC pin must be within the  $V_{HOT}$  to  $V_{COLD}$  range to initiate a charge cycle. If the NTC pin voltage is outside the  $V_{HOT}$  to  $V_{COLD}$  range, then the MP2722 suspends charging and waits for the NTC voltage to return to the standard range.

In the cool temperature range (V<sub>COLD</sub> to V<sub>COOL</sub>), the charge current and/or charge voltage are reduced according to the COOL\_ACT, JEITA\_ISET, and JEITA\_VSET settings.

In the warm temperature range ( $V_{WARM}$  to  $V_{HOT}$ ), the charge voltage and/or charge current are reduced according to the WARM\_ACT, JEITA\_ISET, and JEITA\_VSET settings.

The  $V_{\text{COLD}}$ ,  $V_{\text{COOL}}$ ,  $V_{\text{WARM}}$ , and  $V_{\text{HOT}}$  thresholds all have four configurable percentage levels.



The temperature conditions can be read in the NTC1\_FAULT and/or NTC2\_FAULT bits. An INT pulse is generated when NTC1 or NTC2 condition changes.

The NTC1 and NTC2 pins share the same configurable thresholds Table 6 shows the detection priority when the detection results between the two NTC inputs are different.

**Table 6: JEITA Detection Priority** 

NTC1	Hot	Warm	Normal	Cool	Cold
Hot	Hot	Hot	Hot	Hot	Hot
Warm	Hot	Warm	Warm	Warm	Cold
Normal	Hot	Warm	Normal	Cool	Cold
Cool	Hot	Warm	Cool	Cool	Cold
Cold	Hot	Cold	Cold	Cold	Cold

For battery temperaure protection during boost mode, if the NTC1\_ACTION or NTC2\_ACTION bit is set to 1, the device compares the NTC1 and/or NTC2 pin voltage with the  $V_{\text{COLD}}$  and  $V_{\text{HOT}}$  thresholds. If the NTC pin voltage is outside of  $V_{\text{COLD}}$  to  $V_{\text{HOT}}$  range, then boost mode is suspended. The NTC1\_FAULT or NTC2\_FAULT bit is also set to report the condition.

The preset hot, cold, warm, and cool voltage thresholds are defined for a  $\beta$  = 3435 thermistor. It is recommended to use a pull-up resistor with a value that matches the thermistor's resistance at 25°C.

Figure 5 shows the JEITA voltage/current regulations with the following set-up: NTC1\_ACTION = 1, NTC2\_ACTION = 0, WARM\_ACT = 01, COOL\_ACT = 10, JEITA VSET = 00, and JEITA ISET = 00.




Figure 5: NTC Window under JEITA Control

### **Charging Safety Timer**

The device has a built-in safety timer to prevent an extended charging cycle due to abnormal battery conditions. When  $V_{BATT}$  is below the  $V_{BATT\_PRE}$  threshold, the safety timer is fixed to 2 hours. When  $V_{BATT\_PRE}$  threshold, the safety timer is configured by CHG\_TIMER bits. When the CHG\_TIMER bits are set to 00, both the pre-charge timer and the fast-charge timer are disabled.

Charging is disabled after safety timer expires. Then the fault register's CHG\_FAULT bit is set to 10, and an INT pulse is generated.

During an input current, input voltage, thermal regulation or JEITA cool/warm condition (when charge current reduction is enabled), the charge timer counts at half of its usual rate. This halved clock rate function can be disabled by setting the EN\_TMR2X bit to 0.

The charging safety timer resets if any of the following conditions are met:

- The input source is unplugged
- EN\_BUCK or EN\_CHG is toggled
- The REG RST bit is set

#### Remote Battery Voltage Sense

To minimize the parasitic trace resistance during charging, the BATTSNS pin can be connected to the actual battery pack's positive terminal. Remote sensing of the battery voltage accelerates the charging speed by helping the charger stay in constant-current charge mode for longer.

#### Shipping Mode

### **Entering Shipping Mode**

When the host sets the BATTFET\_DIS bit to 1, the MP2722 turns off the BATTFET immediately or after a delay time (tship\_DLY), configured by the BATTFET\_DLY bit.

#### **Exiting Shipping Mode**

When the MP2722 is in shipping mode (BATTFET\_DIS = 1), either of the below events can wake up the BATTFET:

- An input source is applied
- The RST pin pulls low for t<sub>SHIPMODE</sub>



#### **BATTFET Reset**

When the input source is absent, the system is powered by the battery through the BATTFET. The system can be forced to have a hardware power-on reset (POR) by changing the BATTFET status from on to off, then back to on.

For this function, the RST pin can be connected to the device's push-button. The RST pin is pulled up internally.

If the RST pin is driven low for  $t_{RST}$  while the input source is not plugged in and BATTFET\_DIS = 0, the BATTFET turns off for  $t_{SYS\_RST}$ , then it is enabled again (see Figure 6).

This function can be disabled by setting the BATTFET RST EN bit to 0.




Figure 6: RST Timing

### **Power Good (PG) Indication**

When EN\_PG\_NTC2 is set to 0, the PG/NTC2 pin acts as the power good (PG) indicator. This pin goes low to indicate a good input source when all of the following conditions are met:

- V<sub>IN</sub> exceeds V<sub>IN UV</sub>
- V<sub>IN</sub> is below V<sub>IN OV</sub>
- The 15ms debounce timer has passed

#### **STAT and IB Indication**

When the EN\_STAT\_IB bit is set to 0, the charging status is indicated on the open-drain STAT/IB pin (see Table 7).

**Table 7: STAT Indication** 

Charging State	STAT
Charging	Low
Charging is complete, top-off timer, boost mode, charging is disabled	High
Charging is suspended (due to battery OVP, input OVP, timer fault, or an NTC fault), boost mode is suspended (due to an NTC fault, OTP, or BATT_LOW)	Blinks at 1Hz

When EN\_STAT\_IB is set to 1, the STAT/IB pin acts as an analog current source output that indicates the value of the battery current flowing in or out of the battery. The current's direction can be read via the BFET\_STAT bit. Connect a resistor load between the STAT/IB pin and AGND to sense the IB current. If IB\_EN is set to 1, the IB output is always on. If IB\_EN is set to 0, the IB output is only on when the device is switching.

The IB output voltage is between 0V and  $V_{\text{CC}}$ . The host can measure the IB voltage to make a software fuel gauge or monitor the peak discharge current.

### Interrupts (INT)

A 256µs interrupt pulse is generated on the open-drain INT pin if any of the interrupt events occur. See the Interrupt List section on page 41 for more details.

#### Watchdog Functions (Bark and Bite)

After the first battery or  $V_{\text{IN}}$  start-up, the MP2722 operates with the default setup. The watchdog timer is expired by default when WATCHDOG\_FAULT = 1. Writing 1 to WATCHDOG\_RST starts the watchdog timer.

The watchdog timer has a bark function that generates an INT pulse when the watchdog timer is 3/4 of the way through its timer. The host can distinguish this condition by reading the WATCHDOG\_BARK bit.

To maintain custom settings after the watchdog timer starts, write 1 to the WATCHDOG\_RST bit before the watchdog timer expires. If the watchdog timer expires, the registers are reset according to the register table. After the watchdog timer expires, an INT pulse is sent and the WATCHDOG\_FAULT bit is set to 1.

The watchdog timer can be disabled by setting the WATCHDOG bit to 00. If the watchdog timer is disabled, the registers keep their values until a POR.

#### **Boost Mode**

By boosting from the battery, the MP2722 is able to supply a regulated output at the IN pin. Boost mode starts once all of the following conditions are met:

•  $V_{IN}$  is below  $V_{IN UV}$ 



- The EN\_BOOST bit is set to 1 by CC detection or by the host
- The voltages on the NTC pins (NTC1 and NTC2) are within the acceptable range
- V<sub>BATT</sub> exceeds V<sub>BATT\_UV</sub>
- If BOOST\_STP = 1,  $V_{BATT}$  must exceed  $V_{BATT LOW}$

The boost PWM's switching frequency is the same as the buck converter's setting.

The boost voltage loop regulates the PMID pin voltage at the value set by the VBOOST bits.

The boost output current loop limits the output current at the value set by the OLIM bits for the  $V_{IN} > V_{BATT} + V_{HDRM}$  range.

The boost mode start-up sequence follows the steps below:

- 1. The converter soft starts and regulates the PMID voltage.
- 2. The blocking FET  $(Q_R)$  soft starts and regulates the discharge current from PMID to IN.
- 3. Once the IN pin starts up successfully, the boost is controlled to regulate the PMID voltage and the output current sensed through  $Q_{\rm R}$ .

The boost converter's soft-start function allows the device to power into large capacitive loads on the IN pin.

#### **USB Type-C Operation Modes**

The MP2722 integrates a USB Type-C CC controller that supports multiple operation modes: sink-only, source-only, dual-role power (DRP), DRP with source preferred (try.SRC) and DRP with sink preferred (try.SNK). These operation modes can be configured with the CC\_CFG bits. In addition to the modes being manually configurable, the MP2722 can function in any of the modes autonomously (without software intervention).

#### Sink Mode

The MP2722 can sink power from the input source, which presents Rd to AGND on the CC1 and CC2 pins. Set the CC\_CFG bits to 000 to have the MP2722 act as a charger only, charging the battery once the input source is

detected by the IN pin.

The VIN\_GD bit indicates whether a valid input source is detected. The CC1\_SNK\_STAT or CC2\_SNK\_STAT bits indicate the input source power advertisement.

#### Source Mode

Source mode is used for applications with the ability to start up external devices. The MP2722 can source power to the IN pin by boosting up from the battery. The device presents Rp pullups on the CC1 and CC2 pins. Set the CC\_CFG bits to 001 to have the MP2722 generate a 5V output on the IN pin once a load is detected on either of the CC pins. The Rp value that advertises the source ability can be set via the RP\_CFG bits.

The OTG\_NEED bit indicates whether a valid external load is detected. The CC1\_SRC\_STAT or CC2\_SRC\_STAT bits can be read for the connection status on CC1 and CC2 pins.

#### DRP (Dual-Role Power) Mode

A DRP port can act as a sink or source. The MP2722 autonomously toggles between the sink (Rd) and source (Rp) on both the CC1 and CC2 pins for  $t_{DRP}$  (typically 80ms).  $t_{DRP}$  has a 50% duty cycle. The MP2722's role is determined automatically by the type of port plugged into it. The CC\_CFG bits should be set to 010 for standard DRP mode.

In DRP mode, the same register bits and interrupts indicate the type of port that has been attached, as well as the source's power rating.

When the AUTOOTG is set to 1, the boost converter turns on/off via USB Type-C DRP detection, and the EN\_BOOST bit is automatically updated. Writing 0 to the EN\_BOOST bit can also turn off the boost converter during operation.

When the AUTOOTG bit is set to 0, the host turns the boost converter on/off by writing to the EN\_BOOST bit. The host can determine the boost requirement with the OTG\_NEED bit. This action is followed by an INT pulse.

Regardless of whether the MP2722 is operating in sink mode or source mode, the host can overwrite the EN\_BOOST and/or EN\_BUCK bit to turn the device on or off.



The debounced CC pin status can be read the in CC\_SNK\_STAT and CC\_SRC\_STAT bits. Any change in these bits is followed by a maskable INT pulse.

### **Forced Input Current Limit**

When an input source is plugged in during sink mode, the MP2722 runs the start-up sequence and input source type detection. After detection finishes,  $I_{\text{IN\_LIM}}$  is automatically generated. The  $I_{\text{IN\_LIM}}$  result is returned by the IIN\_LIM bits.

If the host does not want to use the automatically generated  $I_{\text{IN\_LIM}}$ , there are two ways to set  $I_{\text{IN\_LIM}}$  to different values via configuring either the IIN\_MODE or IIN\_LIM bits.

If the IIN\_MODE bits are set to 000, the MP2722 runs with the automatically generated  $I_{\text{IN\_LIM}}$  (returned by the IIN\_LIM bits). However, once the VIN\_RDY bit is set, the host can override the IIN\_LIM bits to set  $I_{\text{IN\_LIM}}$  to any value. This requires host involvement every time the converter starts up.

If the IIN\_MODE bits are set to other values,  $I_{\text{IN\_LIM}}$  is forced and fixed. For example, if the IIN\_MODE bits are set to 101, the device always runs with a fixed 2000mA  $I_{\text{IN\_LIM}}$ , ignoring the input source type detection.

#### **Legacy Cable Detection**

In sink mode, the MP2722 supports a legacy cable detection function. If the input source is plugged in through a Type-C to Type-C (C-C) cable, then  $V_{\text{IN}}$  is present after the CC1 and CC2 pins make contact for  $\geq 100 \text{ms}$ . The adapter's Type-C port requires a debounce time (tcc\_debounce) (between 100 ms and 200 ms) before it can turn on the  $V_{\text{BUS}}$  output. If a legacy Type-A to Type-C (A-C) cable is used, there is no debounce time.

A legacy cable timer ( $t_{LEGACY}$ , 75ms) starts once the CC1 or CC2 pin detects a vRd connect voltage (>0.2V). If an input source provides  $V_{BUS}$  before  $t_{CC\_DEBOUNCE}$  expires, or  $V_{IN}$  is present before the CC1 and CC2 pins make contact, then the LEGACYCABLE bit is set to 1 once a valid input source is detected (i.e.  $V_{IN}$  is between  $V_{IN\_UV}$  and  $V_{IN\_OV}$  after 15ms). This action is followed by a maskable an INT pulse. The LEGACYCABLE bit is reset to 0 if  $V_{IN}$  drops below  $V_{IN}$  UV or exceeds  $V_{IN}$  OV.

With legacy cable detection, the host can know the cable type. An advantage of this function is that if the legacy cable is non-compliant with the specification (e.g. if the CC pin is shorted to  $V_{\text{BUS}}$  or Rp is incorrect), the host can adjust the device's  $I_{\text{IN}}$  with the DPDM detection results.

### Input Impedance Test

The MP2722 supports an input impedance testing function. By sourcing a current on the IN pin, the device can detect the impedance on the connecter receptacle (water detection).

The host can write 1 to the VIN\_SRC\_EN bit to turn on the input impedance test by sourcing a current to the IN pin. The testing current can be configured via the IVIN\_SRC bits. If  $V_{\text{IN}}$  rises to the threshold configured via the VIN\_TEST bit, then VIN\_TEST\_HIGH is set to 1 and latched. This is followed by an INT pulse.

The host can write 0 to the VIN\_SRC\_EN bit to turn off the test current source and clear the VIN\_TEST\_HIGH bit.

The VIN\_SRC\_EN bit can only be effective when neither the buck nor boost is operating, and the current source's maximum pull-up voltage is 2.5V. If  $V_{\text{IN}} > V_{\text{IN\_UV}}$  is detected during the test, then the VIN\_SRC\_EN and VIN\_TEST\_HIGH bits are reset to 0 and the test ends immediately. If boost mode is enabled during the test, then the VIN\_SRC\_EN and VIN\_TEST\_HIGH bits are reset to 0 and the test ends immediately.

The advantage of the input impedance function is that the device can provide the information on the connector's impedance or moisture status. A Type-C connector can corrode when exposed to moisture, especially in source or DRP mode with a current on the CC pins. Software detects moisture conditions to allow the device to disable charging, the boost, or the Type-C block.

#### **Lock Function**

The MP2722 supports a lock function that limits the value of some key parameters (prevents accidental I<sup>2</sup>C writing). The battery regulation voltage, constant-current charge current, precharge current, and JEITA voltage/current settings are some of these parameters.

To enable the lock function, the host can set the above parameters to a target value, then write



the LOCK\_CHG bit to 1. After these operations, these parameters can only be written to values below the previously set value.

Any of the following events can unlock the parameters:

- The host writes the LOCK\_CHG bit to 0
- The host writes the REG\_RST bit to 0
- The device shuts down

#### **Protections**

### Battery Under-Voltage Protection (UVP)

If the battery is discharged below V<sub>BATT\_UV</sub> when the input source is absent, then the BATTFET turns off and all registers reset.

#### **BATTFET Over-Current Protection (OCP)**

The MP2722 monitors the BATTFET's current. If SYS is overloaded or experiences a short and the battery discharge current reaches the  $I_{\text{BATT\_OCP}}$  threshold, then the BATTFET turns off and latches. In addition, the BATTFET\_DIS bit is set to 1. To release the latch, apply one of the methods described in the Exiting Shipping Mode section on page 21.

# Input Over-Voltage Protection (OVP)

The MP2722 provides input over-voltage protection (OVP) with a default rising threshold of 6.3V. If the IN pin senses a voltage above the  $V_{\text{IN}_{-}\text{OV}}$  threshold, the buck converter stops working, the CHG\_FAULT bits are set to 01, and an INT pulse is generated.

When  $V_{\text{IN}}$  returns to the normal range, the device runs the start-up sequence again and resumes normal operation. The CHG\_FAULT bits are also cleared.

## Battery Over-Voltage Protection (OVP)

The battery OVP threshold is 104% of  $V_{BATT\_REG}$ . If a battery OV condition is detected, charging is disabled. Meanwhile, the fault register's CHG\_FAULT bits are set to 11, and an INT pulse asserts.

#### Thermal Regulation and Thermal Shutdown

If the internal junction temperature reaches to the thermal regulation limit ( $T_{J\_REG}$ ) configured via the TREG bits (60°C to 120°C) during battery charging, then the charge current is reduced, charge termination is blocked, and the charge timer runs at half rate. The status

register's THERM\_STAT bit is set to 1, followed by a maskable INT pulse.

If the internal junction temperature rises to the shutdown threshold ( $T_{J\_SHDN}$ , about 150°C) at any time, both the converter and BATTFET turn off and all registers are reset. Once the junction temperature returns to  $T_{SHDN\_HYS}$  (about 30°C) below  $T_{J\_SHDN}$  (150°C), the MP2722 starts up again and resumes normal operation.

### Boost Over-Voltage Protection (OVP)

If  $V_{\text{IN}}$  exceeds the regulation target and  $V_{\text{BST\_OVP}}$  during boost operation, the device stops switching immediately. The BOOST\_FAULT bits are set to 010, and an INT pulse is generated. Boost operation recovers once  $V_{\text{IN}}$  returns to its normal range.

#### **Boost Overload Protection**

If  $V_{\text{IN}}$  drops below the ( $V_{\text{BATT}} + V_{\text{HDRM}}$ ) or  $V_{\text{IN\_UV}}$  threshold due to a heavy load or short during boost operation, the blocking FET turns off and restarts after 500ms. If a total of 8 restarts are not successful, the boost converter stops and latches off. Then the BOOST\_FAULT bits are set to 001 and an INT pulse is generated.

If the IN pin is shorted to GND before the boost converter starts, the blocking FET also restarts 8 times. If this is not successful, the boost converter stops and latches off.

Set the EN\_BOOST bit to 0 to clear the BOOST\_FAULT bits.

#### **Boost Battery Low Protection**

The MP2722 can protect the battery from being over-drained and prevent a system shutdown during boost operation. If the BOOST\_STP\_EN bit is set to 1 and V<sub>BATT</sub> falls below the BATT\_LOW setting, boost operation automatically turns off and the MP2722 latches. The BOOST\_FAULT bits are set to 100 and generate a maskable INT pulse. The BATTFET continues operating to provide power to SYS.

The battery low comparator has a 10ms debounce time. Change the EN\_BOOST bit to 0 to clear the BOOST\_FAULT bits.

#### **Boost Over-Temperature Protection**

The MP2722 provides protection from overtemperature conditions in boost mode. If the BOOST\_OTP\_EN bit is set to 1 and the internal junction temperature rises to the thermal regulation limit ( $T_{J\_REG}$ , configured via the TREG bits), then boost operation stops and the MP2722 latches. The BOOST\_FAULT bits are set to 011, followed by an INT pulse. In this scenario, the BATTFET continues operating to provide power to SYS.

Change the EN\_BOOST bit to 0 to clear the BOOST\_FAULT bits.

#### Serial Interface

The MP2722 uses an I<sup>2</sup>C-compatible interface to flexibly set charging parameters and instantaneously report the device status. The I<sup>2</sup>C is a two-wire serial interface with two required bus lines: a serial data line (SDA) and a serial clock line (SCL). Both the SDA and SCL lines are open drains that must be connected to the positive supply voltage with a pull-up resistor.

The IC operates as a slave device and receives control inputs from the master device, such as a microcontroller (MCU). The SCL line is always driven by the master device. The I<sup>2</sup>C interface supports both standard mode (up to 100kbps) and fast mode (up to 400kbps).

All transactions begin with a start (S) command and are terminated by a stop (P) command. Start and stop commands are always generated by the master. A start command is defined as a high-to-low transition on the SDA line while SCL is high. A stop command is defined as a low-to-high transition on the SDA line when the SCL is high (see Figure 7).




Figure 7: Start and Stop Commands

For data validity, the data on the SDA line must be stable during the high period of the clock.

The high or low state of the SDA line can only change when the clock signal on the SCL line is low (see Figure 8). Every byte on the SDA line must be 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred with the most significant bit (MSB) first.




Figure 8: Bit Transfer on the I<sup>2</sup>C Bus

Each byte must be followed by an acknowledge (ACK) bit. The ACK bit is generated by the receiver to signal to the transmitter that the byte was successfully received.

The ACK signal is defined as when the transmitter releases the SDA line during the acknowledge clock pulse. This allows the receiver to pull the SDA line low, which remains low during the high period of the 9th clock pulse.

If the SDA line is high during the 9th clock pulse, this is considered a not acknowledge (NACK) signal. The master can then generate either a stop command to abort the transfer or a repeated start (Sr) command to start a new transfer.

A slave address is sent after the start command. This address is 7 bits long, followed by an 8th data direction bit (R/W). A 0 indicates a transmission (write), and a 1 indicates a request for data (read). Figure 9 shows the address bit arrangement.




Figure 9: 7-Bit Addressing



Figure 10 shows a data transfer on the I<sup>2</sup>C bus. Figure 11 shows a single write sequence.

Figure 12 shows a single read sequence.

Figure 13 shows a multi-write sequence. Figure 14 shows a multi-read sequence.




Figure 10: Data Transfer on the I<sup>2</sup>C Bus




Figure 11: Single Write Sequence



Figure 12: Single Read Sequence




Figure 13: Multi-Write Sequence




Figure 14: Multi-Read Sequence



# **REGISTER MAP**

I2C Slave Address: 3Fh

Configuration Bytes: 00h~10h

Status Bytes: 11h~16h

# CONFIGURATION BYTES (00h~10h)

Legend: POR = default value; WTD = watchdog; R/W = read/write; R = read-only, OTP-configurable =

the register's default value can be configured via the OTP

#### REG00h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	REG_RST	0	-	R/W	Resets the register.  0: Keep the current setting 1: Reset the registers to their default values	This bit returns to 0 after it is written to 1.
6	EN_STAT_IB	0	No	R/W	O: The STAT/IB pin is configured as an open-drain status indicator (STAT)  1: The STAT/IB pin is configured as a battery current indicator (IB)	OTP-configurable.
5	EN_PG_NTC2	0	No	R/W	0: The PG/NTC2 pin is configured as an open-drain power good indicator (PG) 1: The PG/NTC2 pin is configured as a second thermistor input (NTC2)	To enable the NTC2 channel, this bit must be set to 1. OTP-configurable.
4	LOCK_CHG	0	No	R/W	0: Not locked 1: The VBATT[5:0], ICC[5:0], IPRE[3:0], JEITA_VSET[1:0], and JEITA_ISET[1:0] values are locked	After this bit is set to 1, any future writes to VBATT[5:0], ICC[5:0], IPRE[3:0], JEITA_VSET[1:0], and JEITA_ISET[1:0] can only reduce the set values.
3	HOLDOFF_TMR	1	Yes	R/W	Disable the hold-off timer     Enable the hold-off timer	OTP-configurable.
2	SW_FREQ[1]	0	No	R/W	00: 750kHz 01: 1MHz	Configures both the buck and boost operating frequencies.
1	SW_FREQ[0]	1	No	R/W	10: 1.25MHz	Default: 1MHz (01) OTP-configurable.
0	EN_VIN_TRK	1	No	R/W	0: V <sub>IN_LIM</sub> is fixed 1: V <sub>IN_LIM</sub> also tracks V <sub>BATT</sub>	When this bit is set to 0, the VIN_LIM register sets the absolute input voltage limit (V <sub>IN_LIM</sub> ) value.  When this bit is set to 1, V <sub>IN_LIM</sub> is the maximum value between VIN_LIM[3:0] and (V <sub>BATT</sub> + 165mV).



# REG01h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	IIN_MODE[2]	0	No	R/W	000: Follow the IIN_LIM setting	When setting these bits to 000, the input current limit (I <sub>IN_LIM</sub> ) follows the automatically generated I <sub>IN_LIM</sub>
6	IIN_MODE[1]	0	No	R/W	001: Force I <sub>IN_LIM</sub> to 100mA 010: Force I <sub>IN_LIM</sub> to 500mA 011: Force I <sub>IN_LIM</sub> to 900mA	value in IIN_LIM[4:0].  When setting these bits to other values, I <sub>IN</sub> LIM is fixed.
5	IIN_MODE[0]	0	No	R/W	100: Force I <sub>IN_LIM</sub> to 1500mA 101: Force I <sub>IN_LIM</sub> to 2000mA 110: Force I <sub>IN_LIM</sub> to 3000mA	Default: 000 OTP-configurable.
4	IIN_LIM[4]	0	No	R/W	1600mA.	Sets I <sub>IN_LIM</sub> .
3	IIN_LIM[3]	0	No	R/W	800mA.	Range: 100mA to 3.2A
2	IIN_LIM[2]	1	No	R/W	400mA.	Offset:100mA Default: 500mA (00100)
1	IIN_LIM[1]	0	No	R/W	200mA.	This is automatically updated after
0	IIN_LIM[0]	0	No	R/W	100mA.	input source type detection. The host can overwrite the I <sub>IN_LIM</sub> value.

# REG02h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	VPRE[1]	1	No	R/W	00: 2.4V 01: 2.6V	Sets the pre-charge to fast charge
6	VPRE[0]	1	No	R/W	10: 2.8V 11: 3V	battery voltage threshold.  Default: 3V (11)
5	ICC[5]	0	Yes	R/W	2560mA.	
4	ICC[4]	1	Yes	R/W	1280mA.	Octo the feet shares assessed
3	ICC[3]	1	Yes	R/W	640mA.	Sets the fast charge current.  Default: 2A (011001)  OTP-configurable.
2	ICC[2]	0	Yes	R/W	320mA.	
1	ICC[1]	0	Yes	R/W	160mA.	OTF-conligurable.
0	ICC[0]	1	Yes	R/W	80mA.	

## REG03h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	IPRE[3]	0	Yes	R/W	320mA.	Sets the pre-charge current
6	IPRE[2]	1	Yes	R/W	160mA.	Range: 80mA to 680mA
5	IPRE[1]	0	Yes	R/W	80mA.	Offset: 80mA Default: 240mA (0100)
4	IPRE[0]	0	Yes	R/W	40mA.	OTP-configurable.
3	ITERM[3]	0	Yes	R/W	240mA.	Sets the termination current.
2	ITERM[2]	0	Yes	R/W	120mA.	Range: 30mA to 480mA
1	ITERM[1]	1	Yes	R/W	60mA.	Offset: 30mA Default: 120mA (0011)
0	ITERM[0]	1	Yes	R/W	30mA.	OTP-configurable.



# REG04h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	VRECHG	0	Yes	R/W	0: 100mV 1: 200mV	Sets the recharge threshold.  Default: 100mV
6	ITRICKLE[2]	0	Yes	R/W	128mA.	Sets the trickle charge current.
5	ITRICKLE[1]	1	Yes	R/W	64mA.	Range: 32mA to 256mA Offset: 32mA Default: 128mA (011) OTP-configurable.
4	ITRICKLE[0]	1	Yes	R/W	32mA.	
3	VIN_LIM[3]	0	No	R/W	640mV.	
2	VIN_LIM[2]	1	No	R/W	320mV.	Input voltage limit threshold Range: 3.88V to 5.08V Offset:3.88V Default:4.36V (0110)
1	VIN_LIM[1]	1	No	R/W	160mV.	
0	VIN_LIM[0]	0	No	R/W	80mV.	

# REG05h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	TOPOFF_TMR[1]	0	Yes	R/W	00: Disabled	Times to step sharping ofter
6	TOPOFF_TMR[0]	0	Yes	R/W	01: 15 minutes 10: 30 minutes 11: 45 minutes	Timer to stop charging after charge termination.
5	VBATT[5]	0	No	R/W	800mV.	Sets the battery regulation
4	VBATT[4]	1	No	R/W	400mV.	voltage (V <sub>BATT_REG</sub> ). Values above 101000 (4.6V) are
3	VBATT[3]	1	No	R/W	200mV.	clamped to 101000.
2	VBATT[2]	0	No	R/W	100mV.	Range:3.6V to 4.6V Offset: 3.6V
1	VBATT[1]	0	No	R/W	50mV.	Default: 4.2V (011000)
0	VBATT[0]	0	No	R/W	25mV.	OTP-configurable.



# REG06h

Bit	Name	POR	WTD Reset	Туре	Description	Comment	
7	VIN_OVP[1]	0	No	R/W	00: 6.3V 01: 11V	Sets the input over-voltage protection (OVP) threshold.	
6	VIN_OVP[0]	0	No	R/W	10: 14V 11: Disabled	Default: 6.3V (00) OTP-configurable.	
5	SYS_MIN[2]	1	No	R/W	000: 2.975V	Sets the system minimum regulation voltage	
4	SYS_MIN[1]	0	No	R/W	001: 3.15V 010: 3.325V	(V <sub>SYS_MIN</sub> ).Default: 3.588V (100)  The actual system regulation	
3	SYS_MIN[0]	0	No	R/W	- 011: 3.5V 100: 3.588V 101: 3.675V 110: 3.763V	100: 3.588V voltage is this value plus VTRACK=150mV	voltage is this value plus V <sub>TRACK</sub> =150mV
2	TREG[2]	1	Yes	R/W	000: 60°C 001: 70°C	Sets the thermal regulation	
1	TREG[1]	0	Yes	R/W	010: 80°C 011: 90°C	threshold for charge mode, as well as the thermal protection	
0	TREG[0]	0	Yes	R/W	100: 100°C 101: 110°C 110: 120°C	threshold for boost mode.  Default: 100°C (100)	

# REG07h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	IB_EN	0	Yes	R/W	O: IB outputs when the switcher is on 1: IB outputs all the time	Enables IB when only the battery is present, which uses about 3μA of battery current.
					1. 15 outputs all the time	Default: 0
6	WATCHDOG_ RST	0	-	R/W	1: Reset the watchdog timer	After writing this bit to 1, the watchdog timer is reset, and this bit returns to 0.
5	WATCHDOG[1]	0	Yes	R/W	00: Disable timer 01: 40s	Default: 40s (01)
4	WATCHDOG[0]	1	Yes	R/W	10: 80s 11: 160s	OTP-configurable.
3	EN_TERM	1	Yes	R/W	0: Disable termination 1: Enable termination	Default: Enable termination (1)
2	EN_TMR2X	1	Yes	R/W	0: Disable 2x timer 1: Enable 2x timer	Default: Enable 2x timer (1)
1	CHG_TIMER[1]	1	Yes	R/W	00: Disable timer 01: 5hrs	Sets the charge safety timer.
0	CHG_TIMER[0]	0	Yes	R/W	10: 10hrs 11: 15hrs	Default: 10hrs (10)



# REG08h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	BATTFET_DIS	0	No	R/W	0: Allow BATTFET to remain on 1: Turn off BATTFET	Shipping mode or OCP
6	BATTFET_DLY	1	No	R/W	0: Turn off BATTFET immediately 1: Turn off BATTFET after a 10s delay	Sets the delay after BATTFET_DIS is set to 1.  Default: Turn off BATTFET after a 10s delay (1)
5	BATTFET_RST_ EN	1	Yes	R/W	0: Disable the BATTFET reset function 1: Enable BATTFET reset function	Default: Enable the BATTFET reset function (1)
4	OLIM[1]	1	Yes	R/W	00: 500mA 01: 1.5A	Sets the boost output current limit.
3	OLIM[0]	1	Yes	R/W	10: 2.1A 11: 3A	Default: 3A (11)
2	VBOOST[2]	1	No	R/W	011: 5.35V 010: 5.3V 001: 5.25V	Coto the heart output values
1	VBOOST[1]	1	No	R/W	000: 5.2V 111: 5.15V	Sets the boost output voltage.  Default: 5.15V (111)
0	VBOOST[0]	1	No	R/W	110: 5.1V 101: 5.05V 100: 5V	OTP-configurable.



# REG09h

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	Reserved	0	No	R		
6	CC_CFG[2]	0	Yes	R/W	000: Sink only 001: Source only	When the mode changes, the device resets to
5	CC_CFG[1]	0	Yes	R/W	010: DRP 011: DRP with Try.SNK	Unattached.SNK.
4	CC_CFG[0]	0	Yes	R/W	100: DRP with Try.SRC 101: Disabled	Default: Sink only (000) OTP-configurable.
3	AUTOOTG	1	Yes	R/W	0: On-the-go (OTG) mode is controlled by the host 1: OTG is automatically controlled by CC detection	Default: 1 OTP-configurable.
	2 EN_BOOST 0 Yes F				0: Boost disabled	When AUTOOTG = 1, the EN_BOOST bit is set/reset automatically, and boost mode is enabled/disabled. Writing 0 to EN_BOOST also turns off boost mode.
2		R/W	1: Boost enabled	When AUTOOTG = 0, the host can determine the boost requirement with the OTG_NEED bit. Writing 0 to EN_BOOST disables boost mode; writing 1 to EN_BOOST enables boost mode.		
1	EN_BUCK	1	Yes	R/W	0: Buck disabled 1: Buck allowed	Set this bit to 0 to force the buck converter off.
0	EN_CHG	1	Yes	R/W	0: Charging disable 1: Charging allowed	Set this bit to 0 to force charging off.



# **REG0Ah**

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	RESERVED	0	No	R	Reserved.	
6	RESERVED	0	No	R	Reserved.	
5	AUTODPDM	1	Yes	R/W	0: D+/D- detection starts manually 1: D+/D- detection automatically starts after VIN_GD = 1 and the hold-off timer ends	Default: 1 OTP-configurable.
4	FORCEDPDM	0	-	R/W	0: Normal 1: Force D+/D- detection	This bit returns to 0 after 1 written
3	RP_CFG[1]	0	Yes	R/W	00: 80μA default USB	Sets the current rating advertisement in boost mode.
2	RP_CFG[0]	1	Yes	R/W	01: 180μA, USB Type-C 1.5A 10: 330μA, USB Type-C 3A	Default: 01 OTP-configurable.
1	FORCE_CC[1]	0	Yes	R/W	00: The CC1 and CC2 pins are automatically configured via CC_CFG	
0	FORCE_CC[0]	0	Yes	R/W	01: Forces the CC1 and CC2 pins to Rd 10: Forces the CC1 and CC2 pins to Rp (set by RP_CFG) 11: Forces the CC1 and CC2 pins into a high-impedance (Hi-Z) state	Default: 00 OTP-configurable.

# **REG0Bh**

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	RESERVED	0	No	R	Reserved.	
6	RESERVED	0	No	R	Reserved.	
5	RESERVED	0	No	R	Reserved.	
4	HVEN	1	No	R/W	O: Disables high-voltage adapter detection     1: Enables high-voltage adapter detection	Default: 1 OTP
3	HVUP	0	-	R/W	0: DP and DM do not change 1: DP = DM = 3.3V for 500µs	HVUP is only functional when DPDM_STAT = 1001 and HVREQ[1:0] = 11.  This bit returns to 0 after being written to 1.
2	HVDOWN	0	Х	R/W	0: DP DM unchanged 1: DP = DM = 0.6V for 500µs	HVDOWN is only functional when DPDM_STAT = 1001 and HVREQ[1:0] = 11.  This bit returns to 0 after being written to 1.
1	HVREQ[1]	0	Y	R/W	00: DP = 0.6V, DM = Hi-Z	HVREQ is only functional when DPDM STAT = 1001.
0	HVREQ[0]	0	Y	R/W	10: DP = 3.3V, DM = 0.6V 10: DP = 0.6V, DM = 0.6V 11: DP = 0.6V, DM = 3.3V	This bit is reset to 00 once VIN_GD = 0.



# REG0Ch

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	RESERVED	0	No	R	Reserved.	
6	NTC1_ACTION	1	No	R/W	0: Only generate INT when the NTC1 status changes 1: NTC1 is fully functional	The buck converter is not affected by this bit.
						Default: 1 OTP
					0: Only generate INT when the	The buck converter is not affected by this bit.
5	NTC2_ACTION	0	No	R/W	NTC2 status changes 1: NTC2 is fully functional	Default: 0
					52 to faily failload fail	OTP-configurable.
4	BATT_OVP_EN	1	Yes	R/W	Battery OVP is neglected     Battery OVP is enabled	Default: 1
3	BATT_LOW[1]	0	No	R/W	00: 3V falling 01: 3.1V falling	If V <sub>BATT</sub> drops below BATT_LOW, an INT pulse is generated with a 10ms
2	BATT_LOW[0]	0	No	R/W	10: 3.2V falling 11: 3.3V falling	debounce time.
	BATT_LOW[0]	O	140	17,44	TT. 0.0 V Talling	Default: 3V (00)
					0: The BATT_LOW comparator only generates INT	D-fde 0
1	BOOST_STP_ EN	0	Yes	R/W	1: The BATT_LOW comparator	Default: 0
	LIN				turns off boost operation and latches	OTP-configurable.
0	BOOST_OTP_	1	Yes	R/W	0: Boost OTP is ignored	Default: 1
	EN	'	162	FX/VV	1: Boost OTP occurs at TREG	OTP-configurable.

# **REG0Dh**

Bit	Name	POR	WTD Reset	Туре	Description	Comment	
7	WARM_ACT[1]	0	No	R/W	00: No action during an NTC warm condition 01: Reduce V <sub>BATT_REG</sub> during an NTC warm condition	If both the NTC1_ACTION and NTC2_ACTION bits are set to 1, see Table 6 on page 21 for	
6	WARM_ACT[0]	1	No	R/W	10: Reduce Icc during an NTC warm condition 11: Reduce both V <sub>BATT_REG</sub> and Icc during an NTC warm condition	10: Reduce Icc during an NTC warm condition 11: Reduce both V <sub>BATT_REG</sub> and Default: 01	more details.
5	COOL_ACT[1]	1	No	R/W	00: No action during an NTC cool condition 01: Reduce V <sub>BATT_REG</sub> during an NTC cool condition	If both the NTC1_ACTION and NTC2_ACTION bits are set to 1, see Table 6 on page 21 for	
4	COOL_ACT[0]	0	No	R/W	10: Reduce Icc during an NTC cool condition 11: Reduce both V <sub>BATT_REG</sub> and Icc during an NTC cool condition	more details.  Default: 10	
3	JEITA_VSET[1]	0	Yes	R/W	00: V <sub>BATT_REG</sub> - 100mV 01: V <sub>BATT_REG</sub> - 150mV	B ( ) ( )	
2	JEITA_VSET[0]	0	Yes	R/W	10: VBATT_REG - 200mV 11: VBATT_REG - 250mV	Default: 00	
1	JEITA_ISET[1]	0	Yes	R/W	00: 50% of I <sub>CC</sub>	D ( 14 00	
0	JEITA_ISET[0]	0	Yes	R/W	01: 33% of lcc 10: 20% of lcc	Default: 00	



# REG0Eh

Bits	Name	POR	WTD Reset	Туре	Description	Comment
7	VHOT[1]	1	Yes	R/W	00: 29.1% (50°C) 01: 25.9% (55°C)	Sets the hot falling threshold, as a percentage of VVRNTC.
6	VHOT[0]	0	Yes	R/W	10: 23% (60°C) 11: 20.4% (65°C)	Default: 23% (10)
5	VWARM[1]	0	Yes	R/W	00: 36.5% (40°C) 01: 32.6% (45°C)	Sets the warm falling threshold, as a percentage of
4	VWARM[0]	1	Yes	R/W	10: 29.1% (50°C)	VVRNTC.  Default: 32.6% (01)
3	VCOOL[1]	1	Yes	R/W	00: 74.2% (0°C) 01: 69.6% (5°C)	Sets the cool rising threshold, as a percentage of V <sub>VRNTC</sub> .
2	VCOOL[0]	0	Yes	R/W	10: 64.8% (10°C) 11: 59.9% (15°C)	Default: 64.8% (10)
1	VCOLD[1]	0	Yes	R/W	00: 78.4% (-5°C) 01: 74.2% (0°C)	Sets the cold rising threshold, as a percentage of VVRNTC.
0	VCOLD[0]	1	Yes	R/W	10: 69.6% (+5°C) 11: 64.8% (+10°C)	Default: 74.2% (01)

## **REG0Fh**

Bit	Name	POR	WTD Reset	Туре	Description	Comment
7	RESERVED	0	No	R	Reserved.	
6	VIN_SRC_EN	0	Yes	R/W	0: Normal 1: Source current to the IN pin	Enables the input impedance test.
5	IVIN_SRC[3]	0	Yes	R/W	0000: 5μA 0001: 10μA	
4	IVIN_SRC[2]	0	Yes	R/W	0010: 20μΑ   0011: 40μΑ   0100: 80μΑ	Configures the input impedance test current
3	IVIN_SRC[1]	0	Yes	R/W	0100: 30μA 0101: 160μA _ 0110: 320μA	source.
2	IVIN_SRC[0]	0	Yes	R/W	0111: 640μA 1000: 1280μA	
1	VIN_TEST[1]	0	Yes	R/W	00: 0.3V 01: 0.5V	Configures the input impedance test comparator
0	VIN_TEST[0]	0	Yes	R/W	10: 1V 11: 1.5V	threshold.



# REG10h

Bits	Name	POR	WTD Reset	Туре	Description	Comment
7	RESERVED	0	No	R	Reserved.	
6	RESERVED	1	No	R	Reserved.	
5	MASK_ THERM	0	No	R/W	0: Enable the THERM_STAT INT pulse 1: Mask the THERM_STAT INT pulse	OTP-configurable.
4	MASK_DPM	0	No	R/W	0: Enable the VINDPM and IINDPM INT pulses 1: Mask the VINDPM and IINDPM INT pulses	
3	MASK_ TOPOFF	0	No	R/W	0: Enable the TOPOFF timer INT pulse 1: Mask the TOPOFF timer INT pulse	
2	MASK_CC_INT	0	No	R/W	C: Enable the CC_SNK and CC_SRC INT pulses     Mask the CC_SNK and CC_SRC INT pulse	OTP-configurable.
1	MASK_BATT_ LOW	0	No	R/W	0: Enable the BATT_LOW INT pulse 1: Mask the BATT_LOW INT pulse	
0	MASK_DEBUG _AUDIO	0	No	R/W	0: Allow DEBUGACC and AUDIOACC INT pulse 1: Mask DEBUGACC and AUDIOACC INT pulse	



## STATUS BYTES (11h~16h)

**Legend:** POR = default value; R/W = read/write; R = read-only; INT = interrupt; YM = the interrupt can be masked

#### REG11h

Bits	Name	POR	R/W	INT	Description			
7	DPDM_STAT[3]	-	R	No	Returns the input source D+/D- detection result.  0000: Not started (500mA)			
6	DPDM_STAT[2]	-	R	No	0001: USB SDP (500mA) 0010: USB DCP (2A) 0011: USB CDP (1.5A)			
5	DPDM_STAT[1]	-	R	No	0100: Divider 1 (1A) 0101: Divider 2 (2.1A) 0110: Divider 3 (2.4A)			
4	DPDM_STAT[0]	1	R	No	1000: Unknown (500mA) 1001: High-voltage adapter (2A) 1110: Divider 5 (3A)			
3	RESERVED	-	R	No	Reserved.			
2	RESERVED	-	R	No	Reserved.			
1	VINDPM_STAT	-	R	YM	0: Not in VINDPM 1: In VINDPM			
0	IINDPM_STAT	-	R	YM	0: Not in IINDPM 1: In IINDPM			

#### REG12h

Bits	Name	POR	R/W	INT	Description				
7	RESERVED	-	R	No	Reserved.				
6	VIN_GD	_	R	Yes	When $V_{VIN\_UV} < V_{IN} < V_{VIN\_OV}$ in buck mode, this bit is set to 1 and the PG pin is driven low (after a 15ms debounce time).				
	VIIV_GD	_	K	163	O: The input source is not valid     The input source is good				
5	5 //N DDV		R	V	Indicates whether input source type detection has finished. IIN_LIM[4:0] is updated.				
3	5 VIN_RDY -	-	K	Yes	0: V <sub>IN</sub> is not ready to charge 1: V <sub>IN</sub> is ready to charge				
4	LEGACYCABLE	-	R	YM	0: Normal 1: Legacy cable is detected (not valid in DRP mode)				
3	THERM_STAT	-	R	YM	Not in thermal regulation     In thermal regulation				
2	VSYS_STAT	-	R	No	0: VBATT < VSYS_MIN 1: VBATT > VSYS_MIN				
1	WATCHDOG_ FAULT	-	R	Yes	0: Normal 1: The watchdog timer has expired				
0	WATCHDOG_ BARK	-	R	Yes	0: Normal 1: The 3/4 watchdog timer has expired				



# REG13h

Bits	Name	POR	R/W	INT	Description	
7	CHG_STAT[2]	-	R	No	000: Not charging 001: Trickle charge	
6	CHG_STAT[1]	-	R	No	010: Pre-charge 011: Fast charge	
5	CHG_STAT[0]	-	R	No	100: Constant-voltage charge 101: Charging is done	
4	BOOST_ FAULT[2]	-	R	Yes	000: Normal	
3	BOOST_ FAULT[1]	-	R	Yes	001: An IN overload or short (latch-off) has occurred 010: Boost over-voltage protection (OVP) (not latch) has occurred 011: Boost over-temperature protection (latch-off) has occurred	
2	BOOST_ FAULT[0]	-	R	Yes	100: The boost has stopped due to BATT_LOW (latch-off)	
1	CHG_FAULT[1]	-	R	Yes	00: Normal 01: Input OVP	
0	CHG_FAULT[0]	-	R	Yes	10: The charge timer has expired 11: Battery OVP	

#### REG14h

Bits	Name	POR	R/W	INT	Description			
7	NTC_MISSING	-	R	Yes	0: Normal 1: NTC is missing (V <sub>NTC</sub> > 95% of V <sub>VRNTC</sub> )			
6	BATT_MISSING	-	R	Yes	Normal     The battery is missing (2 terminations detected within 3 seconds)			
5	NTC1_FAULT[2]	-	R	Yes	000: Normal			
4	NTC1_FAULT[1]	-	R	Yes	001: Warm 010: Cool			
3	NTC1_FAULT[0]	-	R	Yes	011: Cold 100: Hot			
2	NTC2_FAULT[2]	-	R	Yes	000: Normal			
1	NTC2_FAULT[1]	-	R	Yes	001: Warm 010: Cool 011: Cold			
0	NTC2_FAULT[0]	-	R	Yes	100: Hot			



# REG15h

Bit	Name	POR	R/W	INT	Description
7	CC1_SNK_STAT[1]	0	R	YM	00: CC1 detects vRa 01: CC1 detects vRd-USB 10: CC1 detects vRd-1.5
6	CC1_SNK_STAT[0]	0	R	YM	11: CC1 detects vRd-3.0 A glitch in tpd_debounce does not affect this result.
5	CC2_SNK_STAT[1]	0	R	YM	00: CC2 detects vRa 01: CC2 detects vRd-USB 10: CC2 detects vRd-1.5
4	CC2_SNK_STAT[0]	0	R	YM	11: CC2 detects vRd-3.0 A glitch in tpd_debounce does not affect this result.
3	CC1_SRC_STAT[1]	0	R	YM	00: CC1 is vOPEN 01: CC1 detects vRd
2	CC1_SRC_STAT[0]	0	R	YM	10: CC1 detects vRa A glitch in tpd_debounce does not affect this result.
1	CC2_SRC_STAT[1]	0	R	YM	00: CC2 is vOPEN 01: CC2 detects vRd
0	CC2_SRC_STAT[0]	0	R	YM	10: CC2 detects vRa A glitch in tpd_debounce does not affect this result.

#### REG16h

Bits	Name	POR	R/W	INT	Description	
DILS	INAIIIE	FUK	IN/ WV	IINI	Description	
7	RESERVED	-	R	No	Reserved.	
6	TOPOFF_ACTIVE	-	R	YM 0: The top-off timer is not counting 1: The top-off timer is counting		
5	BFET_STAT	-	R	No	No 0: The battery is charging or disabled 1: The battery is discharging	
					The hysteresis = 200mV.	
4	BATT_LOW_STAT	-	R	YM	0: V <sub>BATT</sub> is greater than BATT_LOW[1:0] 1: V <sub>BATT</sub> is below BATT_LOW[1:0]	
3	3 OTG_NEED -		R	Yes	If the boost needs to be turned on/off by CC detection, this bit is set/reset with an INT pulse followed.	
3	OTO_NEED	_	K	163	Boost should be disabled     Boost should be enabled	
2	VIN_TEST_HIGH	-	R	Yes	0: V <sub>IN</sub> is below the VIN_TEST threshold 1: V <sub>IN</sub> has reached the VIN_TEST threshold	
1	DEBUGACC	-	R	YM	0: Normal 1: Enters DebugAccessory.SNK state	
0	AUDIOACC	-	R	YM	0: Normal 1: Enters AudioAccessory state	



# **INTERRUPT LIST**

INT Name	Related registers	Can be Masked	Event	
VIN_GD	VIN_GD changes	No	A good input source has been detected.	
DPDM_DET_DONE	DPDM_STAT[3:0] changes	No	DPDM detection is finished.	
VIN_RDY	VIN_RDY 0→1	No	The input current limit has been updated; the buck converter starts.	
CHG_DONE	CHG_STAT[2:0] any to 101	No	Charging has terminated.	
RECHARGE	CHG_STAT[2:0] exits 101 and enter CC/CV charge	No	Recharging has been initiated.	
THERM_STAT	THERM_STAT 0→1	Yes	The IC has entered charge thermal regulation.	
WATCHDOG_FAULT	WATCHDOG_FAULT 0→1	No	A watchdog timeout has occurred.	
WATCHDOG_BARK	WATCHDOG_BARK 0→1	No	A watchdog bark has occurred.	
CHG_FAULT	CHG_FAULT[1:0] 00→01, 00→10, 00→11	No	One of the following charge faults has occurred: input OVP, battery OVP, or the charge timer has expired.	
NTC_MISSING	NTC_MISSING changes	No	NTC is missing.	
BATT_MISSING	BATT_MISSING changes	No	BATT is missing.	
BOOST_FAULT	BOOST_FAULT[2:0] 000→001 000→010, 010→000 000→011, 000→100	No	One of the following boost fault has occurred: IN overload or short, boost OVP, boost OTP, the boost has stopped due to BATT_LOW.	
NTC_FAULT	NTC1_FAULT[2:0] or NTC2_FAULT[2:0] changes	No	The NTC status has changed.	
VINDPM_STAT	VINDPM_STAT 0→1	Yes	The V <sub>IN</sub> regulation loop has been entered.	
IINDPM_STAT	IINDPM_STAT 0→1	162	The I <sub>IN</sub> regulation loop has been entered.	
TOPOFF_TMR	TOPOFF_ACTIVE changes	Yes	The TOPOFF timer has started and ended.	
CC_SNK	CC1_SNK_STAT[1:0] or CC2_SNK_STAT[1:0] changes	Yes	vRd connect has been detected or the source current advertisement has changed.	
CC_SRC	CC1_SRC_STAT[1:0] or CC2_SRC_STAT[1:0] changes	1 65	vRd or vRa has been detected.	
BATT_LOW	BATT_LOW_STAT 0→1	Yes	V <sub>BATT</sub> has dropped to the BATT_LOW threshold.	
OTG_NEED	OTG_NEED changes	No	The host has to turn enable/disable boost.	
VIN_TEST_HIGH	VIN_TEST_HIGH 0→1	No	V <sub>IN</sub> has reached the VIN_TEST threshold during the input impedance test.	
DEBUGACC	DEBUGACC changes	Yes	DebugAccessory.SNK state entry/exit	
AUDIOACC	AUDIOACC changes	169	AudioAccessory state entry/exit	
HVCHARGER	DPDM_STAT[3:0] Any → 1001	No	A high-voltage charger has been detected.	



## **OTP MAP**

The MP2722 has a one-time-programming (OTP) function to configure the default values for certain registers. The OTP map below shows the OTP-configurable commands.

#	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]	
00h	N/A	EN_STAT_IB	EN_PG_NTC2	N/A	HOLDOFF_ TMR	SW_FRE	EQ[1:0]	N/A	
01h		IIN_MOD	)E	N/A	N/A	N/A	N/A	N/A	
02h	N/A	N/A			ICC[5	:0]			
03h		IPI	RE[3:0]			ITERM[	3:0]		
04h	N/A		TRICKLE[2:0]			N/A			
05h	N/A	N/A			VBATT	5:0]			
06h	VIN	N_OVP[1:0]	SY	'S_MIN[2:0]		N/A	N/A	N/A	
07h	N/A	N/A	WATCHDOG	G[1:0]	N/A	N/A	N/A	N/A	
08h	N/A	N/A	N/A	N/A	N/A	\	VBOOST[2:0]		
09h	N/A		CC_CFG[2:0]		AUTOOTG	N/A	N/A	N/A	
0Ah	N/A	N/A	AUTODPDM	N/A	RP_CF	G[1:0]	FORCE	_CC[1:0]	
0Bh	N/A	N/A	N/A	HVEN	N/A	N/A	N/A	N/A	
0Ch	N/A	NTC1_ACTI ON	NTC2_ACTION	N/A	N/A	N/A	BOOST_ STP_EN	BOOST_O TP_EN	
10h	N/A	N/A	MASK_THERM	N/A	N/A	MASK_CC_ INT	N/A	N/A	



# **ONE-TIME PROGRAMMABLE (OTP) DEFAULT**

OTP Items	Default
EN_STAT_IB	0: STAT
EN_PG_NTC2	0: PG
HOLDOFF_TMR	1: Enable the hold-off timer
SW_FREQ[1:0]	01: 1MHz
IIN_MODE[2:0]	000: Follow IIN_LIM setting
ICC[5:0]	011001: 2A
IPRE[3:0]	0100: 240mA
ITERM[3:0]	0011: 120mA
ITRICKLE[2:0]	011: 128mA
VBATT[5:0]	011000: 4.2V
VIN_OVP[1:0]	00: 6.3V
SYS_MIN[2:0]	100: 3.588V
WATCHDOG[1:0]	01: 40s
VBOOST[2:0]	111: 5.15V
CC_CFG[2:0]	000: Sink only
AUTOOTG	1: OTG is controlled automatically
AUTODPDM	1: D+/D- detection automatically starts after VIN_GD = 1 and the hold-off timer ends
RP_CFG[1:0]	01: 180uA (USB Type-C 1.5A)
FORCE_CC[1:0]	00: CC1 and CC2 are configured automatically
HVEN	1: Enable HV adaptor detection
NTC1_ACTION	1: Active
NTC2_ACTION	0: INT only
BOOST_STP_EN	0: The BATT_LOW comparator only generates INT
BOOST_OTP_EN	Boost operation stops if over-temperature protection occurs
MASK_THERM	0: Allow INT
MASK_CC_INT	0: Allow INT

#### APPLICATION INFORMATION

#### Selecting the Inductor

Inductor selection is a tradeoff between cost, size, and efficiency. A lower-value inductor corresponds to a smaller size, but also results in a higher current ripple, higher magnetic hysteretic losses, and higher output capacitances. A higher-value inductor results in a lower ripple current and smaller output filter capacitors, but it also results in higher inductor DC resistance (DCR) loss.

The required inductance can be estimated with Equation (1):

$$L = \frac{V_{IN} - V_{SYS}}{\Delta I_{L\_MAX}} \times \frac{V_{SYS}}{V_{IN} \times f_{SW}}$$
(1)

Where  $V_{\text{IN}}$  is the input voltage,  $V_{\text{SYS}}$  is the converter output voltage,  $f_{\text{SW}}$  is the switching frequency, and  $\Delta I_{\text{L}_{\text{MAX}}}$  is the maximum peak-topeak inductor current, which is typically designed to be 20% to 40% of the maximum load current.

Choose an inductor that does not saturate under the worst-case load condition, which can be calculated with Equation (2):

$$I_{SAT} > I_{LOAD} + \frac{\Delta I_{L_{-}MAX}}{2}$$
 (2)

Where  $I_{SAT}$  is the inductor saturation current,  $I_{LOAD}$  is the buck converter's maximum load.

#### Selecting the PMID Capacitor (C<sub>PMID</sub>)

The PMID capacitor (C<sub>PMID</sub>) decouples the switching buck converter and absorbs the switching ripple current. Select C<sub>PMID</sub> based on the demand for the PMID current ripple. The input current ripple can be calculated with Equation (3):

$$I_{RMS\_MAX} = I_{LOAD} \times \frac{\sqrt{V_{SYS} \times (V_{IN} - V_{SYS})}}{V_{IN}}$$
(3)

Use low-ESR ceramic capacitors with an X7R or X5R rating for  $C_{PMID}$ . This capacitor should be placed as close to the PMID and PGND pins as possible. The capacitor's voltage rating must exceed  $V_{IN}$ , and it is recommended to consider the plug-in overshoot voltage. A capacitor rated for at least 25V is recommended for applications with a 15V  $V_{IN}$ . Generally, a capacitance of  $10\mu F$  is considered a sufficient starting value.



#### **PCB Layout Guidelines**

PCB layout is important to meet specified noise, efficiency, and stability requirements. For the best results, refer to Figure 15 and follow the guidelines below:

- Place the PMID capacitor as close to the PMID and PGND pins as possible using a short copper plane connection. Place the PMID capacitor on the same layer as the IC.
- 2. Minimize the high-frequency current path loop between the PMID capacitor and the buck converter power MOSFETs (from the PMID pin to the capacitor to ground).
- 3. Place the inductor's input terminal as close to the SW pin as possible.
- Minimize the copper area of the inductor's input terminal trace to reduce electrical and magnetic field radiation, but ensure that the trace is wide enough to carry the charging current.
- Minimize parasitic capacitance from the inductor input terminal to any other trace or plane.

- Place decoupling capacitors (e.g. the VCC pin capacitor) as close to the IC pins as possible, and make the connection as short as possible.
- 7. Connect the IC's power pin to as many copper planes as possible to conduct heat away from the IC.
- 8. Ensure that the number and physical size of the vias are sufficient for a current path.

Figure 15 shows a high-frequency current path. In this figure, the high-frequency path (the high-side MOSFET, low-side MOSFET and the PMID capacitor) must be minimized.





Figure 15: High-Frequency Current Path



## TYPICAL APPLICATION CIRCUIT



**Figure 16: Typical Application Circuit** 

Table 8: Key BOM of Figure 16


Qty	Ref	Value	Description	Package	Manufacturer
1	CIN	1µF	Ceramic capacitor, 25V, X5R or X7R	0603	Any
1	Срмір	10µF	Ceramic capacitor, 25V, X5R or X7R	0805	Any
2	Csys	10µF x 2	Ceramic capacitor, 16V, X5R or X7R	0805	Any
1	Сватт	10µF	Ceramic capacitor, 16V, X5R or X7R	0805	Any
1	Cvcc	4.7µF	Ceramic capacitor, 10V, X5R or X7R	0603	Any
1	C <sub>BST</sub>	22nF	Ceramic capacitor, 16V, X5R or X7R	0603	Any
1	L1	1µH	Inductor, 1µH, low DCR	SMD	Any
1	RT1	10kΩ	Film resistor, 1%, same value as the NTC resistance at 25°C	0603	Any


© 2022 MPS. All Rights Reserved.



## **PACKAGE INFORMATION**


#### QFN-22 (2.5mmx3.5mm)






#### **TOP VIEW**

**BOTTOM VIEW** 



#### **SIDE VIEW**




#### **RECOMMENDED LAND PATTERN**

#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**



Part I	Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
	22GRH- xxx-Z	QFN-22 (2.5mmx3.5mm)	5000	N/A	N/A	13in	12mm	8mm



## **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	11/3/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.