EV2650-V-01A



5A, Buck or Boost Charger with NVDC Power Path Management and USB OTG for 2S to 4S Battery Pack Applicatons Evaluation Board

DESCRIPTION

The EV2650-V-01A is an evaluation board designed for the MP2650, a highly integrated buck or boost charger IC with narrow-voltage DC (NVDC) power path management and USB On-the-Go (OTG) for battery packs with 2 cells, 3 cells, and 4 cells in series. The integrated power MOSFETs provide a compact system solution size that is easy to use.

The device can accept a wide input voltage (V_{IN}) range (up to 21V) for charge mode. This device has two operating modes while charging: boost charging mode and buck charging mode. The mode is determined by the input voltage and

cell count. The MP2650 can also provide a constant voltage (5V/3A) at input in USB OTG mode.

With the I²C interface, the MP2650 can be flexibly configured to set the parameters in both charge mode and OTG mode. It can also provide the operation status through status and fault registers.

The MP2650 is available in a QFN-30 (4mx5mm) package.

PERFORMANCE SUMMARY

Specifications are at T_A = 25°C, unless otherwise noted.

Parameters	Conditions	Value
Input voltage (V _{IN})		4V to 21V
Battery charge voltage regulation (V _{BATT_REG})	I ² C-configurable	4.2V/cell
Fast charge current (Icc)	I ² C-configurable	1A
Input voltage clamp limit (VIN_MIN)	I ² C-configurable	4.5V
Input current limit (IIN_LIM)	l ² C-configurable	1.5A
OTG output voltage (V _{IN_OTG})	I ² C-configurable	5V
OTG output current limit (IOLIM)	I ² C-configurable	1A

EV2650-V-01A EVALUATION BOARD



LxWxH (8.72cmx7.5cmx0.16cm)

Board Number	MPS IC Number
EV2650-V-01A	MP2650GV

QUICK START GUIDE

The EV2650-V-01A is designed for the MP2650, a buck or boost charger that charges battery packs with NVDC power path management and USB OTG functionality. Its layout accommodates most commonly used capacitors. This board is preset for charge mode by default, and the battery charge voltage regulation is preset to 4.2V/cell. In charge mode, the MP2650 can work in buck or boost mode automatically, depending on the input voltage and battery cell count.

Table 1 lists parameters for charge mode.

	-	-
V _{IN} (V)	Cell Count	Switcher Mode
5	2, 3, 4	Boost
9	2	Buck
12	2	Buck
15	2, 3	Buck
20	2, 3, 4	Buck

Table	1:	Charge	Mode	Operation
-------	----	--------	------	-----------

Table 2 lists parameters for USB OTG mode.

Table 2: OTG Mode Operation			
V _{IN} (V) Cell Count Switcher Mode			
5 2, 3, 4 Buck			

Evaluation Board Set-Up

The EV2650-V-01A requires a computer with at least one USB port and a USB cable. The MP2650 evaluation software must be properly installed, and an evaluation kit (EVKT-USBI2C-02) must be used to connect the USB and I²C (see Figure 1).



Figure 1: USB-to-I²C Communication Kit

The MP2650 evaluation kit .exe file can be downloaded from MPS website. Double-click on the "MP2650 Evaluation Kit" .exe file to run the MP2650 evaluation software. The software supports Windows XP, Windows 7, and later operating systems.

To use the software, follow the steps below:

- 1. Connect the input supply terminals to:
 - a. Positive (+): VIN
 - b. Negative (-): PGND
- 2. Connect the load terminals to:
 - a. Positive (+): SYS
 - b. Negative (-): PGND
- 3. Connect the battery terminals to:
 - a. Positive (+): BATT
 - b. Negative (-): PGND

Figure 2 shows the test set-up for the MP2650.



Figure 2: Test Set-Up for MP2650

Table 3 lists how to set the jumpers.

Table 3: Jumper Connections

Jack	Description	Default
SW1,	Dual-purpose pins. If all these pins are pulled down, SW1 = VNTC,	
SW2, and	SW2 = NTC, and SW3 = OTG. If these pins are pulled up, SW1 =	All pins are pulled down
SW3 ⁽¹⁾	CMOUT, SW2 = BATDET, and SW3 = CMIN.	
	Sets the OTG mode. Pull JP1 low to disable OTG mode; pull it high	Pull JP1 high;
JP1	to enable OTG. Note that the OTG register must also be set to	OTG_EN
	enable OTG.	(REG08h, bit[5] = 1)
	Selects the pull-up voltage. Pull JP2 up to 1.8V, or pull it up to an	Pull IP2 up to 1.8\/
01 2 0	external power source.	
	Battery detection resistor connection. Connect JP3 to detect whether	
JP3	a battery is present. Note that for this function to work, SW1–3 must	Connect JP3
	be pulled up, and REG08h, bit[2] should be set to 0.	

Notes:

1) SW1, SW2, and SW3 must all be pulled up or down at any given time.

- 2) If an external power source is used, add this source at Ext to AGND (e.g. 3.3V). If selecting 1.8V, no other action is required.
- 4. Turn the computer on and launch the MP2650 evaluation software. The main software window should appear (see Figure 3 on page 5).

MP2650 Evaluation Kit		
Initialization		
BAT_NUM 2 cell PIN_SEL Option1(OTG/NTC) Charge		I2C Watchdog Timer
IIN_LIM1 1500mA • IIN_LIM2 1500mA • Total Time 1.6ms • INLIM2 Time 0.8ms •	VOTG/VSYS_OV 125% TREG 1200C	Watchdog AUTO Reset
VIN_MIN 4500mV V ICC 1000mA V	VOTG//SYS_UV 75% CM_REF 1.2V	Reset 07s C
/BATT_REG 4.2V/Cell VRECH_OS 100mV/Cell VRECH_OS 100mV/Cell	IBM_CFG Reflect diascharge current CM_CFG Not PROCHOT assertion	Read all Register 07s -
SUSP_EN IF CHG_EN IF BFET_EN IF EN_TERM	PROCHOT/PSYS Disable PROCHOT and PSYS Function	System Status Reporting
RBATT Omohm VCLAMP OmV V	DIS_OC 12A V TDEB 200us V VSYS_TDB 10us TDUR 0.4ms V	
CHG_TMR 12hours TMR2X_EN	SYS_UV 5.8V V IIN_OCP 11.9A V	Fault Reporting
NTC_CTRL Disable	VBATT VSYS ICHG	
NTC_WARM 56.1%(450C) ▼ JEITA_ISET 50% ▼	VIN IIN VOTG	
ITC_COOL 68.6%(10oC)	IOTG PSYS IDIS	Register Reset Write All
MBUS: Not Connected. MP2650 Demo board: Not Co	nnected. I2C 400kHz	www.monolithicpower.com

Indicates the connection of USB-I²C Indicates the connection of USB-I²C dongle to computer to Evaluation Board

Figure 3: MP2650 Evaluation Software

Procedures

Ensure that the all components (i.e. the EVKT-USBI2C-02 and EV2650-V-01A) are connected correctly before running the program (see Figure 4).

MP2650 Evaluation Kit		
File REG control OTP Help		
Initialization		
BAT_NUM 2 cell PIN_SEL Option1(OTG/NTC) Charoe	VOTG 5.00V VOTG 100	0mA Vatchdog Disable Vatchdog Disable
IIN_LIM1 1500mA IIN_LIM2 1500mA		Watchdog AUTO Reset
Total Time 1.6ms INLIM2 Time 0.8ms	VOTG/VSYS_OV 125%	Watchdog Reset 07s -
VIN_MIN 4500mV VIN_MIN 4500mV VIN 4500mV VIN_MIN 4500mV VIN_MIN 4500mV VIN_MIN 4	VOTG/VSYS_UV 75% CM_REF	Register monitoring
IPRE 180mA(0011) ▼ ITERM 200mA ▼	IBM_CFG Reflect diascharge current	Auto monitor Register Read all Rate
VBATT_PRE 3.0V/Cell V SW_FREQ 600k V	CM_CFG Not PROCHOT assertion	▼ Register 07s ▼
, , , ,		System Status Reporting
SUSP_EN I CHG_EN I BFET_EN I EN_TERM	PROCHOT/PSYS Disable PROCHOT and PSY	/S Function
RBATT 0mohm VCLAMP 0mV V	DIS_OC 12A TDEB 2	100us 👻
	VSYS_TDB 10us TDUR 0	.4ms 💌
	SYS_UV 5.8V V IIN_OCP 1	1.9A <u>-</u>
		Fault Reporting
NTC_CTRL Disable	VBATT VSYS IC	CHG
NTC_WARM 56.1%(450C) 🔽 JEITA_ISET 50%		ото
NTC_COOL 68.6%(10oC) VE_FULL-150mV	IOTG PSYS	DIS Register Reset Write All
EVPMBUS: Connected. MP2650 Demo board: Connected.	cted. I2C 400kHz	www.monolithicpower.com

Figure 4: MP2650 Evaluation Software with Proper Connections

Setting Charge Functions

- 1. Preset the output voltages for the input power supply and battery simulator before turning on any instrument. Then set the charge mode parameters.
- 2. Plug in the battery or turn the battery simulator on. Ensure that the EVKT-USBI2C-02 is successfully connected to the computer and the evaluation board.
- 3. Set the battery cell count (see Figure 5).



Figure 5: Battery Cell Count Configuration

- a. Ensure that the value set in the register is consistent with the real battery pack value.
- 4. Set the input current limit (see Figure 6).

INLIM1	1500mA	•	INLIM2	1500mA	•
Total Time	1.6ms	•	INLIM2 Time	0.8ms	•

Figure 6: Input Current Limit Configuration

- a. Generally, set INLIM1 equal to INLIM2. Set the total time to its maximum value, and set the INLIM2 time to its minimum value.
- 5. Set the input voltage clamp limit (see Figure 7).



Figure 7: Input Voltage Clamp Limit Configuration

- a. It is recommended to set the input voltage clamp limit to 4500mV.
- 6. Set the fast charge current (see Figure 8).



Figure 8: Fast Charge Current Configuration

7. Set the pre-charge current (see Figure 9).



Figure 9: Pre-Charge Current Configuration

8. Set the charge termination current (see Figure 10).





9. Set the battery charge voltage regulation (see Figure 11).





a. Ensure that the battery charge voltage regulation is consistent with the battery pack value.

10. Set the pre-charge to fast charge threshold (see Figure 12).



Figure 12: Pre-Charge to Fast Charge Threshold Configuration

- a. The minimum system voltage (V_{SYS_MIN}) is also set by this threshold (V_{BATT_PRE} + V_{TRACK}).
- 11. Set the auto-recharge battery voltage threshold (see Figure 13).



Figure 13: Auto-Recharge Battery Voltage Threshold Configuration

- a. The real auto-recharge threshold is equal to $V_{BATT_{REG}}$ $V_{RECH_{OS}}$ x Cell Count.
- 12. Set the switching frequency (see Figure 14).



Figure 14: Switching Frequency Configuration

- a. Generally, set the switching frequency between 600kHz and 1000kHz.
- 13. Set charge mode configuration (see Figure 15).



Figure 15: Charge Mode Configuration

- a. <u>SUSP_EN</u>: If SUSP_EN is checked, switching is turned off; if unchecked, switching is turned on.
- b. <u>CHG EN</u>: If CHG_EN is checked, charging is enabled; if unchecked, charging is disabled.
- c. <u>BFET_EN</u>: If BFET_EN is checked, the BATTFET is turned on; if unchecked, the BATTFET is turned off.
- d. <u>EN BF</u>: If EN_BF is checked, the charge termination function is enabled; if unchecked, the charge termination function is disabled.
- 14. Set the charge safety timer (see Figure 16).



Figure 16: Charge Safety Timer Configuration

a. <u>EN_TMR</u>: When EN_TMR is checked, the timer function is enabled; when unchecked, the timer function is disabled.

- b. <u>CHG TMR</u>: Sets the total time for the charge safety timer.
- c. <u>TMR2X_EN</u>: When checked, TMR2X_EN enables the 2x timer function; when unchecked, the 2x timer function is disabled.
- 15. Set the NTC functions (see Figure 17).

NTC_CTRL Disable
NTC_WARM 56.1%(450C) - JEITA_ISET 50% -
NTC_COOL 68.6%(10oC) - JEITA_VSET VB_FULL-150mV -

Figure 17: NTC Configuration

- a. <u>NTC_CTRL</u>: Selects the NTC type.
- b. <u>NTC_WARM</u>: Sets the NTC warm temperature threshold.
- c. <u>NTC_COOL</u>: Sets the NTC cool temperature threshold.
- d. JEITA ISET: Sets the JEITA low temperature current.
- e. <u>JEITA VSET</u>: Sets the JEITA high temperature voltage.
- 16. Click the "Write all" button the update the register settings. Then turn the input power supply on. The changes should be automatically updated.

Setting OTG Functions

- 1. Turn the power supply off and disconnect it from VIN to PGND. Connect the load from VIN to PGND.
- 2. Set the jumpers following Table 3 on page 4. Then set the OTG mode parameters.
- 3. Plug the battery in or turn the battery simulator on. Ensure that the EVKT-USBI2C-02 is successfully connected to the computer and evaluation board.
- 4. Set the battery cell count (see Figure 18).



Figure 18: Battery Cell Count Configuration

- a. Ensure that the value set in the register is consistent with the real battery pack value.
- 5. Set the OTG output voltage (see Figure 19).



Figure 19: OTG Output Voltage Configuration

6. Set the OTG output current limit (see Figure 20).



Figure 20: OTG Output Current Limit Configuration

- 7. Click the "Write all" button to update the register settings.
- 8. Enable OTG mode (see Figure 21)



Figure 21: Enable OTG Mode

- a. <u>OTG EN</u>: If OTG_EN is checked, the OTG function is enabled; if unchecked, the OTG function is disabled.
- 9. Enable the OTG function then verify the voltages from VIN to PGND.

Additional Parameters

- 1. Select the inductors.
 - a. If the power is below 65W, small 1µH Inductors (e.g. the HTEP32251B-1R0MIR-89; 1µH, DCR = $20m\Omega$, I_{SAT} = 7A) are sufficient. If the power exceeds 65W, recommend to use inductors with a saturation current exceeding 9A (e.g. the 74437349015; 1.5µH, DCR = 8.6mΩ, I_{SAT} = 14.5A).
- 2. Set the battery impedance compensation in charge mode (see Figure 22).



Figure 22: Battery Impedance Compensation

- a. BATTTR: Sets the resistance for battery impedance compensation.
- b. VCLAMP: Sets the maximum regulated voltage for battery impedance compensation.
- 3. Set the PROCHOT and PSYS functions (see Figure 23).

	isable F	ROCHOT and F	PSYS Fun	ction 💌
DIS_OC 12A	-	TDEB	200us	•
VSYS_TDB 10us	-	TDUR	0.4ms	•
SYS_UV 5.8V	-	IIN_OCP	11.2A	•

Figure 23: PROCHOT And PSYS Function

- a. <u>PROCHOT/PSYS</u>: Enables the PROCHOT assertion and PSYS function.
- b. <u>DIS_OC</u>: Sets the discharge over-current threshold for PROCHOT assertion.
- c. <u>SYS UV</u>: Sets the low system voltage threshold for PROCHOT assertion.

- d. <u>IIN OCP</u>: Sets the input over current threshold for PROCHOT assertion.
- e. <u>VSYS_TDB</u>: Sets the debounce time before the PROCHOT asserts for V_{SYS_UV} only.
- f. <u>TDEB</u>: Sets the debounce time before the next PROCHOT asserts.
- g. <u>TDUR</u>: Sets the duration time once the PROCHOT asserts.
- 4. Set the remaining controls (see Figure 24)

VOTG/VSYS_OV 125% TREG 1200C -
VOTG/VSYS_UV 75% CM_REF 1.2V -
IBM_CFG Reflect diascharge current
CM_CFG Not PROCHOT assertion

Figure 24: Other Configuration

- a. <u>VOTG/VSYS_OV</u>: Sets the over-voltage protection (OVP) threshold for V_{SYS} and V_{OTG}.
- b. <u>VOTG/VSYS_UV</u>: Sets the under-voltage lockout (UVLO) threshold for V_{SYS} and V_{OTG}.
- c. IBM CFG: Enables the IBM pin to reflect the charge current or the discharge current.
- d. <u>CM CFG</u>: Determines whether PROCHOT asserts if the independent comparator outputs low.
- e. <u>TREG</u>: Sets the thermal regulation threshold.
- f. <u>CM_REF</u>: Sets the reference for the independent comparator.
- 5. Configure the watchdog timer (see Figure 25).



Figure 25: Watchdog Configuration

- a. <u>Watchdog</u>: Enables the watchdog function.
- b. <u>Watchdog AUTO Reset</u>: If Watchdog AUTO Reset is checked, the GUI resets the watchdog automatically; if unchecked, the GUI does not reset the watchdog.
- c. <u>Rate</u>: The interval time for the watchdog auto reset.
- d. Click "Watchdog Reset" to reset the watchdog once.

6. Set the voltage, current, and PSYS monitors (see Figure 26).



Figure 26: ADC Results

- a. The textboxes indicate the ADC results for the voltages and currents, as well as the calculation result for system power.
- 7. Configure the status and fault monitor (see Figure 27).

System Status Reporting						
Fault Reporting						

Figure 27: Status and Fault Monitor

a. The textboxes report the statuses and faults.

EVALUATION BOARD SCHEMATIC



Figure 28: Evaluation Board Schematic

EV2650-V-01A BILL OF MATERIALS

Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer PN
3	C1, C2, C3	470nF	Capacitor, 25V, X5R	0603	Murata	GRM188R61E474KA12D
5	C15, C21, C40, C42, C44	1µF	Ceramic capacitor, 25V, X7R	0603	Murata	GRM188R71E105KA12D
1	C5	10µF	Ceramic capacitor, 25V, X5R	0603	Murata	GRM188R61E106MA73D
2	C9, C17	10µF	Capacitor, 25V, X5R	0805	Murata	GRM21BR61E106KA73
4	C11, C12, C18, C22	4.7µF	Capacitor, 25V, X7R	0805	Murata	GRM21BR71E475KA73L
8	C10, C19, C20, C26, C27, C28, C30, C31	22µF	Capacitor, 25V, X5R	0805	Murata	GRM21BR61E226ME44L
2	C6, C38	100nF	Capacitor, 50V, X7R	0603	Murata	GRM188R71H104KA93D
1	D1	1.8V	Diode, 1.8V, 500µA	SOD-323	Central Semiconductor	8CMDZ1L8TR-LF
2	D2, D3	5.0V	ESD diode	SOD-323	NXP	PESD5V0V1BA
1	LED1	Green	Green LED	0805	BaiHong	BL-HGE35A-AV-TRB
1	L1	1.5µH	Inductor, 1.5μH, 8.6mΩ, 14.5A	SMD	Wurth	74437349015
1	R1	10mΩ	Film resistor, 1%, 1W	2512	CYNTEC	RL3264-6-R010-FN
2	R2, R3	2Ω	Film resistor, 5%	0603	LIZ	CR0603JA02R0G
4	R6, R7, R18, R20	0Ω	Resistor, 1%	0603	Yageo	RC0603FR-070RL
1	R4	2kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-072KL
5	R5, R11, R14, R15, R16	100kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-07100KL
1	R8	14.7kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0714K7L
4	R9, R10, R17, RT1	10kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0710KL
2	R21, R22	2.2Ω	Film resistor, 1%	0603	Yageo	RC0603FR-072R2L
1	R13	5.1kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-075K1L
1	RT2	15kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0715KL
1	U1	MP2650	Charger IC	QFN-30 (4mmx 5mm)	MPS	MP2650GV

EVB TEST RESULTS

Performance curves and waveforms are tested on the evaluation board. $V_{IN} = 5V$, $V_{BATT} = 0V$ to 8.4V, $I_{CC} = 2A$, $I_{IN_LIM1} = I_{IN_LIM2} = 3A$, $V_{IN_MIN} = 4.5V$, $f_{SW} = 600$ kHz, L = 1.5µH, $T_A = 25^{\circ}$ C, unless otherwise noted.



CH1: Vsys CH2: VBATT CH4: IBATT CH4: IB

TC Charge Steady State



Pre-Charge Steady State

VIN = 5V, VBATT = 5.8V







EVB TEST RESULTS

Performance curves and waveforms are tested on the evaluation board. $V_{IN} = 15V$, $V_{BATT} = 0V$ to 8.4V, $I_{CC} = 3A$, $I_{IN_LIM1} = I_{IN_LIM2} = 3A$, $V_{IN_MIN} = 4.5V$, $f_{SW} = 600$ kHz, L = 1.5µH, $T_A = 25^{\circ}$ C, unless otherwise noted.



Auto-Recharge VIN = 15V, VBATT_PRE = 6.8V, VBATT_REG = 8.4V



TC Charge Steady State



Pre-Charge Steady State

V_{IN} = 15V, V_{BATT} = 5.8V





CV Charge Steady State V_{IN} = 15V, V_{BATT} = 8.4V



EVB TEST RESULTS

Performance curves and waveforms are tested on the evaluation board. $V_{IN} = 5V$ to 15V, $V_{BATT} = 0V$ to 8.4V, $I_{CC} = 2A$, $I_{IN_LIM1} = I_{IN_LIM2} = 3A$, $V_{IN_MIN} = 4.5V$, $f_{SW}=600$ kHz, $L = 1.5\mu$ H, $T_A = 25^{\circ}$ C, unless otherwise noted.



EVB TEST RESULTS

Performance curves and waveforms are tested on the evaluation board. $V_{IN} = 5V$, $V_{BATT} = 0V$ to 8.4V, $I_{CC} = 2A$, $I_{IN_LIM1} = I_{IN_LIM2} = 3A$, $V_{IN_MIN} = 4.5V$, $f_{SW} = 600$ kHz, L = 1.5µH, $T_A = 25^{\circ}$ C, unless otherwise noted.



EVB TEST RESULTS

Performance curves and waveforms are tested on the evaluation board. $V_{IN_{OTG}} = 5V$, $V_{BATT} = 0V$ to 8.4V, $I_{OLIM} = 3A$, $f_{SW} = 600$ kHz, L = 1.5 μ H, T_A = 25°C, unless otherwise noted.



PCB LAYOUT



Figure 29: Top Silk

Figure 30: Top Layer



Figure 31: Mid-Layer 1

Figure 32: Mid-Layer 2

PCB LAYOUT (continued)

0

0 0

0⁄

 $\mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O}$

Figure 35: Bottom Layer

0



₽[]

Figure 36: Bottom Silk

PCB Layout Guidelines

Efficient PCB layout is critical for specified noise, efficiency, and stability requirements. A 4-layer PCB (or greater) is recommended. For the best performance, refer to Figure 37 and follow the guidelines below:

- 1. The VMAX_BST capacitor should be connected to PGND. Place one 100Ω resistor in series with the VMAX_BST capacitor.
- 2. Connect AGND to PGND, and to each decoupling capacitor via a single-point connection.
- 3. Place a 470nF capacitor between the CP1 and CP2.
- 4. Place the VCC capacitor as close as possible to the VCC and AGND pins.
- 5. Use a Kelvin connection for the input current-sense resistor.
- 6. Place the capacitors between VIN and PGND, as close as possible to the pins.
- 7. Use CM and DM filter for the input current sense.



Figure 37: Recommended PCB Layout

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	4/4/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.