MPQ4348/4348J



DESCRIPTION

The MPQ4348/4348J is a configurable frequency (350kHz to 2.5MHz), synchronous step-down switching converter with integrated internal high-side and low side power MOSFETs (HS-FET and LS-FET, respectively). It can achieve up to 5A of highly efficient output (I_{OUT}) with fixed-frequency, zero-delay pulse-width modulation (PWM) control to optimize transient response.

The wide 3.3V to 36V input voltage (V_{IN}) range and 42V load dump tolerance can accommodate a variety of step-down applications in automotive input environments. A 1 μ A shutdown current (I_{SD}) allows the device to be used in batterypowered applications.

High power conversion efficiency across a wide load range is achieved by scaling down the switching frequency (f_{SW}) under light-load conditions to reduce switching and gate driver losses.

An open-drain power good (PG) signal indicates whether the output is within 94% to 106% of its nominal voltage.

Thermal shutdown provides reliable, faulttolerant operation. A high-duty cycle and lowdropout (LDO) mode are provided for the automotive cold crank conditions.

The MPQ4348 is available in a QFN-17 (3mmx4mm) package. The MPQ4348J is available in a QFN-19 (3mmx4mm) package.

FEATURES

- Designed for Automotive Applications:
 - o 42V Load Dump Tolerance
 - Supports 3.1V Cold Crank
 - Low-Dropout (LDO) Mode
 - 5A Continuous Output Current (Ιουτ)
 - Continuous Operation Up to 36V
 - Zero-Delay Pulse-Width Modulation (PWM) Control
 - 20ns Minimum On Time (t_{ON_MIN})
 - -40°C to +150°C Operating Junction Temperature (T_J) Range

36V, 5A, Ultra-Low Quiescent Current, Synchronous Step-Down Converter, AEC-Q100 Qualified

- o Available in AEC-Q100 Grade 1
- Increases Battery Life:
 - 1µA Low Shutdown Current (I_{SD})
 - 3µA Sleep Mode Quiescent Current (I_Q)
 - Advanced Asynchronous Modulation (AAM) Mode for Light-Load Efficiency
- High Performance for Improved Thermals:
 - $_{\odot}$ Internal 60m Ω HS-FET and 35m Ω LS-FET
- Optimized for EMC and EMI Reduction:
 - 350kHz to 2.5MHz Configurable Switching Frequency (f_{SW})
 - Symmetric VIN Pinout
 - Frequency Spread Spectrum (FSS) Modulation
 - o CISPR25 Class 5 Compliant
 - MeshConnect[™] Flip-Chip Package
- Additional Features:
 - Fixed Output Options ⁽¹⁾: 1V, 1.1V, 1.8V, 2.5V, 3.0V, 3.3V, 3.8V, and 5V
 - Power Good (PG) Output
 - Synchronizable to an External Clock
 - Synchronized Clock Output
 - External Soft Start (SS)
 - Over-Current Protection (OCP) with Hiccup Mode
 - Available in a QFN-17 (3mmx4mm) Package for the MPQ4348 and a QFN-19 (3mmx4mm) Package for the MPQ4348J
 - Available in a Wettable Flank Package

Note:

1) See the Ordering Information section for more details regarding additional fixed output voltage (V_{OUT}) options.

APPLICATIONS

- Automotive Clusters
- Automotive Infotainment
- Advanced Driver Assistance Systems (ADAS)
- Industrial Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION





Part Number* (2)	Output Voltage	Package	Top Marking	MSL Rating**
MPQ4348GLE-33-AEC1***	Fixed 3.3V	QFN-17 (3mmx4mm)	See Below	1
MPQ4348GLE-5-AEC1***	Fixed 5V	QFN-17 (3mmx4mm)	See Below	1
MPQ4348JGLE-33-AEC1***	Fixed 3.3V	QFN-19 (3mmx4mm)	See Below	1
MPQ4348JGLE-5-AEC1***	Fixed 5V	QFN-19 (3mmx4mm)	See Below	1

ORDERING INFORMATION

* For Tape & Reel, add suffix -Z (e.g. MPQ4348GLE-33-AEC1-Z).

**Moisture Sensitivity Level Rating

*** Wettable Flank

Note:

2) Contact an MPS FAE for more details regarding the fixed-output versions.

TOP MARKING (MPQ4348GLE-33-AEC1 and MPQ4348GLE-5-AEC1)

MPYW 4348 LLL

Ε

MP: MPS prefix Y: Year code W: Week code 4348: Part number LLL: Lot number E: Wettable flank

TOP MARKING (MPQ4348JGLE-33-AEC1 and MPQ4348JGLE-5-AEC1)

MPYW
<u>4</u> 348
JLLL
Е

MP: MPS prefix Y: Year code W: Week code 4348J: Part number LLL: Lot number E: Wettable flank





PACKAGE REFERENCE



PIN FUNCTIONS

Pin # (QFN-19)	Pin # (QFN-17)	Name	Description
1	1	SS	Soft-start input. Place a capacitor between the SS and AGND pins to set the soft-start time (t_{SS}). The MPQ4348/4348J sources 10µA from the SS pin to the soft-start capacitor (C_{SS}) at start-up. As the SS voltage (V_{SS}) increases, the feedback (FB) reference voltage (V_{REF}) increases to limit inrush current during start-up. Do not float this pin.
2	2	FREQ	Switching frequency setting. Connect a resistor between the FREQ and AGND pins to set the switching frequency (fsw).
3	3	SYNCIN/ MODE	Synchronous input and mode selection. Applying a clock signal to the SYNCIN/MODE pin synchronizes the internal fsw to the external clock. Use an external clock or pull SYNCIN/MODE high to have the device operate in forced continuous conduction mode (FCCM). Pull SYNCIN/MODE low to have the device operate in advanced asynchronous modulation (AAM) mode and pulse-skip mode (PSM) at light loads. Do not float SYNCIN/MODE.
4, 13	4, 11	VIN	Input supply. The VIN pin supplies power to all of the internal control circuitry and the power MOSFET connected to SW. Connect a decoupling capacitor to ground, placed close to VIN as possible to reduce switching spikes at the input.
5, 12	-	NC	Not connected. Float the NC pin.
6, 11	5, 10	PGND	Power ground.
7	6	BST	Bootstrap. The bootstrap (BST) pin is the positive power supply for the high-side MOSFET driver connected to SW. Connect a bypass capacitor between the BST and SW pins. See the Bootstrap (BST) Charging section on page 37 for more details.
8, 9	7, 8	SW	Switch output. The SW pin is the internal power MOSFET's output.
10	9	EN	Enable. Pull the EN above 1V to turn the converter on; pull EN below 0.85V to turn it off. Do not float EN.
14	12	SYNCO	Synchronous output. The SYNCO pin outputs a clock signal in phase with the internal oscillator signal or the clock signal applied at the SYNCIN/MODE pin. SYNCO can be floated.
15	13	PG	Power good output. The power good (PG) pin is an open-drain output. A pull-up resistor connected to the power source is required if PG is used. If the output voltage (V_{OUT}) is within 94% to 106% of the nominal voltage, then PG is pulled high. If V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG is pulled low. Float PG if not used.
16	14	DNU	Do not use. Connect the DNU pin directly to VCC.
17	15	VCC	Bias supply. The VCC pin supplies power (5V) to the internal control circuitry and gate drivers. Connect a decoupling capacitor to ground, placed as close to VCC as possible. See the Selecting the VCC Capacitor (C_{VCC}) section on page 39 for more details.
18	16	AGND	Analog ground.
19	17	VOUT	Output regulation point. Connect VOUT directly to VOUT.



ABSOLUTE MAXIMUM RATINGS (3)

VIN, EN	0.3V to +42V
SW 0.3V to	$V_{\text{IN}(\text{MAX})} + 0.3V$
BST	V _{SW} +5.5V
All other pins	0.3V to +6V
Continuous power dissipation (T	_A = 25°C)
QFN-17 (3mmx4mm) (4) (8)	4.28W
QFN-19 (3mmx4mm) (4) (8)	4.13W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to +150°C

ESD Ratings

Human body model (HB	8M)Cla	ss 2 ⁽⁵⁾
Charged device model ((CDM)Class	C2b (6)

Recommended Operating Conditions

Input voltage (V _{IN})	3.3V to 36V
Operating junction temp (T _J)	-40°C to +150°C

Thermal Resistance

QFN-17 (3mmx4mm) JESD51-7	θ _{JA} 44.7	θ _{JC} 5.2	°C/W ⁽⁷⁾
EVQ4348-L-00A	29.2		°C/W ⁽⁸⁾
		$oldsymbol{\psi}_{JT}$	
JESD51-7		1.2	°C/W ⁽⁷⁾
EVQ4348-L-00A		6.1	°C/W ⁽⁸⁾
QFN-19 (3mmx4mm)	θ _{JA}	θ」	
QFN-19 (3mmx4mm) JESD51-7	θ JA 43.6	θ лс 5.4	°C/W ⁽⁷⁾
QFN-19 (3mmx4mm) JESD51-7 EVQ4348J-L-00A	θ JA 43.6 30.3	θ _{JC} 5.4	°C/W ⁽⁷⁾ °C/W ⁽⁸⁾
QFN-19 (3mmx4mm) JESD51-7 EVQ4348J-L-00A	θ _{ЈА} 43.6 .30.3	θ _{JC} 5.4 Ψ _{JT}	°C/W ⁽⁷⁾ °C/W ⁽⁸⁾
QFN-19 (3mmx4mm) JESD51-7 EVQ4348J-L-00A JESD51-7	θ _{ЈА} 43.6 .30.3	θ _{JC} 5.4 Ψ _{JT} 0.9	°C/W ⁽⁷⁾ °C/W ⁽⁸⁾ °C/W ⁽⁷⁾

Notes:

- 3) Exceeding these ratings may damage the device.
- 4) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the converter may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 5) Per AEC-Q100-002.
- 6) Per AEC-Q100-011.
- 7) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. θ_{JC} is the thermal resistance from the junction-to-case bottom. Ψ_{JT} is the characterization parameter from junction-to-case top.
- 8) Measured on an MPS standard EVB: 8.3cmx8.3cm, 4-layer PCB, 2oz copper thickness. Ψ_{JT} is the characterization parameter from junction-to-case top.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply						
Minimum operating input voltage (V _{IN})	Vin_min				3.3	V
V _{IN} under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		2.8	3	3.2	V
V _{IN} UVLO falling threshold	$V_{\text{IN}_\text{UVLO}_\text{FALLING}}$		2.6	2.8	3	V
VIN UVLO hysteresis	VIN_UVLO_HYS			200		mV
Quiescent current ⁽⁹⁾	lo	V_{OUT} = 1.05 x V _{SET} , no load, sleep mode, T _J = -40°C to +85°C	1.9	3	3.6	μA
		V_{OUT} = 1.05 x V _{SET} , no load, sleep mode, T _J = -40°C to +125°C	1.5		15	μA
Sleep mode quiescent	lai 550	SYNCIN/MODE is pulled to GND, AAM mode, switching, no load, T _J = -40°C to +85°C	2.4	3.5	4.5	μA
current (switching) ⁽⁹⁾	ISLEEP	SYNCIN/MODE is pulled to GND, AAM mode, switching, no load, $T_J = -40$ to +125°C	2		16	μA
Active current (no switching)	Iactive	SYNCIN/MODE is pulled to VCC, FCCM, no switching		1200		μA
		$V_{EN} = 0V, T_J = 25^{\circ}C$		1	3	μA
Shutdown current	ISD	$V_{EN} = 0V$			11	μA
V _{IN} over-voltage protection (OVP) threshold	VIN_OVP_RISING		36	38	40	V
V _{IN} OVP hysteresis	VIN_OVP_HYS			10		V
Enable (EN)						
EN rising threshold	$V_{\text{EN}_{\text{RISING}}}$		0.8	1	1.2	V
EN falling threshold	V _{EN_FALLING}		0.65	0.85	1.05	V
EN hysteresis	$V_{\text{EN}_{\text{HYS}}}$			150		mV
MOSFETs and Switching Fr	equency (f _{sw})					
		$R_{FREQ} = 86.6 k\Omega$	370	410	450	kHz
Switching frequency	fsw	$R_{FREQ} = 33k\Omega$	950	1050	1150	kHz
		$R_{FREQ} = 15k\Omega$	1980	2200	2420	kHz
Minimum on time	t _{ON_MIN}			20	35	ns
Minimum off time	t _{OFF_MIN}			120	140	ns
Switch leakage current	I _{SW_LKG}			0.01	5	μA
High-side MOSFET (HS- FET) on resistance	Rds(on)_Hs	V _{BST} - V _{SW} = 5V		60	110	mΩ
Low-side MOSFET (LS-FET) on resistance	Rds(on)_ls	V _{CC} = 5V		35	60	mΩ

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Bootstrap (BST)	•					
BST to SW refresh rising threshold	VBST-SW- RISING			2.5	2.9	V
BST to SW refresh falling threshold	VBST-SW- FALLING			2.3	2.7	V
BST to SW refresh hysteresis	VBST-SW_HYS			0.2		V
Soft Start (SS) and VCC						•
VCC voltage	Vcc	I _{VCC} = 0A	4.7	5	5.3	V
VCC regulation		Ivcc = 0mA and 30mA			1	%
VCC ourrent limit	L	$V_{CC} = 4V$	50	100		mA
	ILIMIT_VCC	$V_{CC} = 0V$		70		mA
Soft-start current	Iss	Vss = 0V		10		μA
Output and Regulation	•					
Output voltage (Vour) accuracy		T _J = 25°C	3260	3300	3340	mV
(3.3V fixed output version)	Vout_3.3v	T _J = -40°C to +150°C	3230	3300	3370	mV
Vour accuracy (5V fixed output		T _J = 25°C	4940	5000	5060	mV
version)	Vout_5v	$T_{\rm J} = -40^{\circ}$ C to +150°C	4900	5000	5100	mV
VOUT current	Ivout	$V_{OUT} = V_{OUT_{REG}}$		300		nA
V _{OUT} discharge	Idischarge	$\label{eq:VEN} \begin{split} V_{\text{EN}} &= 0 \text{V}, \ V_{\text{OUT}} = 0.3 \text{V}, \\ V_{\text{IN}} &= 3.3 \text{V} \text{ to } 36 \text{V} \end{split}$	1.9			mA
Power Good (PG)	•			•		•
DC rising threehold	N	Vout rising	91	94	97	% of
PG hsing threshold	V PG_RISING	V _{OUT} falling	103	106	109	Vout
DC folling thread old		Vout falling	90	93	96	% of
	VPG_FALLING	Vout rising	104	107	110	Vout
PG threshold hysteresis	Vpg_hys			1		% of V _{оит}
PG low voltage	V_{PG_LOW}	Isink = 1mA		0.1	0.3	V
PG rising deglitch time	t _{PG_RISING}			50		μs
PG falling deglitch time	tpg_falling			50		μs
SYNCIN and SYNCO						
SYNCIN/MODE rising threshold	Vsyncin_ rising		1.8			V
SYNCIN/MODE falling threshold	V _{SYNCIN_} FALLING				0.4	V
SYNCIN/MODE timeout	tMODE	SYNCIN/MODE is pulled low, AAM mode		41		μs
SYNCIN/MODE clock range	fsyncin	Percent of freerunning frequency	90		115	% of fsw
SYNCO high voltage	VSYNCO_HIGH	Isynco = -1mA	3.3	5		V
SYNCO low voltage	V _{SYNCO_LOW}	I _{SYNCO} = 1mA			0.4	V



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Protections						
High-side (HS) current limit	Ilimit_hs	30% duty cycle	6.3	7.7	9.7	А
Low-side (LS) valley current limit ⁽⁹⁾	ILIMIT_LS		4.1	5.9	7.6	А
Zero-current detection (ZCD) current	Izcd	AAM mode	-0.05	0.1	+0.25	А
LS-FET reverse current limit	ILIMIT_REVERSE	FCCM		4		Α
Thermal shutdown (9)	Tsd		150	170		°C
Thermal shutdown hysteresis ⁽⁹⁾	T _{SD_HYS}			20		°C

Note:

9) Guaranteed by design and characterization. Not tested in production.

TYPICAL CHARACTERISTICS

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 1\mu$ H (DCR = 9.4m Ω), $f_{SW} = 2.2$ MHz, $T_A = 25^{\circ}$ C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH (DCR = 9.4m Ω), f_{SW} = 2.2MHz, T_A = L25°C, unless otherwise noted.





 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH (DCR = 9.4m Ω), f_{SW} = 2.2MHz, T_A = 25°C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH (DCR = 14.4m Ω), f_{SW} = 410kHz, T_A = 25°C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH (DCR = 14.4m Ω), f_{SW} = 410kHz, T_A = 25°C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH (DCR = 14.4m Ω), f_{SW} = 410kHz, T_A = 25°C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 3.3V, L = 1µH (DCR = 9.4m Ω), f_{SW} = 2.2MHz, T_A = 25°C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 3.3V, L = 1µH (DCR = 9.4m Ω), f_{SW} = 2.2MHz, T_A = 25°C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7µH (DCR = 14.4m Ω), f_{SW} = 410kHz, T_A = 25°C, unless otherwise noted.



 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu$ H (DCR = 14.4m Ω), $f_{SW} = 410$ kHz, $T_A = 25^{\circ}$ C, unless otherwise noted.



 V_{IN} = 12V, V_{OUT} = 5V, L= 1µH ⁽¹⁰⁾, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted. ⁽¹¹⁾







CISPR25 Class 5 Peak Radiated Emissions Horizontal, 30MHz to 1GHz









CISPR25 Class 5 Average Radiated Emissions



 V_{IN} = 12V, V_{OUT} = 5V, L= 1µH ⁽¹⁰⁾, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted. ⁽¹¹⁾



Notes:

10) Inductor part number: XAL5030-102MEB/C; DCR = 9.4mΩ.

11) The EMC test results are based on the typical application circuit with EMI filters (see Figure 12).

 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted.



CH4: I∟ CH1: Vsw







Start-Up through VIN I_{OUT} = 0A, AAM mode



Start-Up through VIN



0

5M

 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted.















4.00ms

3 / 176 V

125MS/s 5M points

 $V_{\text{IN}} = 12V, V_{\text{OUT}} = 5V, L = 1 \mu H, f_{\text{SW}} = 2.2 \text{MHz}, \text{ AAM mode}, T_{\text{A}} = 25^{\circ}\text{C}, \text{ unless otherwise noted}.$





CH3: V_{EN} CH3: V_{EN} CH2: V_{OUT} CH4: IL CH1: V_{SW} CH1: V_{SW} CH1: V_{SW} CH2: V_{OUT} CH1: V_{SW} CH2: V_{OUT} CH2: V_{SW} CH2: V_{SW}









 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted.





SCP Steady State







 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted.





CH3: SYNCO CH2: Vour CH4: IL CH1: Vsw

SYNCIN Operation









 V_{IN} = 12V, V_{OUT} = 5V, L = 1µH, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted.



PG Shutdown through VIN



PG Start-Up through EN Iout = 0A, AAM mode







 $V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 1\mu$ H, $f_{SW} = 2.2$ MHz, AAM mode, $T_A = 25^{\circ}$ C, unless otherwise noted.







V_{IN} Ramping Up and Down IOUT = 0A, AAM mode







5.00 ¥

CH2: VOUT CH1: Vsw

MPQ4348/4348J Rev. 1.0 MonolithicPower.com 12/20/2022 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

3 /

5M points



FUNCTIONAL BLOCK DIAGRAM



Figure 1: Functional Block Diagram



OPERATION

The MPQ4348/4348J is a synchronous, stepdown switching converter with integrated, internal high-side MOSFET (HS-FET) and lowside MOSFET (LS-FET). It provides up to 5A of highly efficient output current (I_{OUT}) with fixed frequency zero-delay pulse-width modulation (PWM) control.

The MPQ4348/4348J features a wide input voltage (V_{IN}) range, configurable 350kHz to 2.5MHz switching frequency (f_{SW}), external soft start (SS), and precision current limit (I_{LIMIT}). Its very low operational quiescent current (I_Q) makes the MPQ4348/4348J well-suited for battery-powered applications.

Zero-Delay Pulse-Width Modulation (PWM) Control

Automotive applications typically require fixedfrequency operation to reduce EMI, but traditional fixed-frequency control topologies have major limitations. Voltage mode is difficult to compensate for in automotive environments, while peak current mode control cannot always keep up with stringent, modern system-on-chip (SoC) transient requirements without excessive output capacitance. With these requirements in mind, the MPQ4348/4348J introduces fixedfrequency, zero-delay pulse-width modulation (PWM) control.

Zero-delay PWM control combines current information with hysteretic-style output voltage (V_{OUT}) control in a clocked system. This provides a near optimal transient response while maintaining a high phase margin across a wide variety of operating conditions and external component values. In addition, zero-delay PWM control maintains superior EMI performance. The improved transient response reduces the output capacitor (C_{OUT}) requirements and lowers system cost. Trailing-edge modulation facilitates a narrow minimum on time (t_{ON_MIN}) for high conversion ratio applications.

At the beginning of the PWM cycle, the HS-FET turns off, and the LS-FET turns on and remains on until the control signal reaches the comparator voltage (V_{COMP}). The HS-FET remains off for at least 120ns at the beginning of the cycle.

Light-Load Operation

At moderate to high output currents, the MPQ4348/4348J operates at a fixed frequency. Under light-load conditions, MPQ4348/4348J can operate in two different modes by setting the SYNCIN/MODE pin's state.

If the SYNCIN/MODE pin is pulled above 1.8V or external clock is used. then the an MPQ4348/4348J operates in forced continuous conduction mode (FCCM). In FCCM, the device operates with a fixed frequency from no load to full loads. The part has a reverse current limit (-4A) that prevents the negative current from dropping too low and potentially damaging the components. Once the negative inductor current (I₁) reaches the reverse current limit, the LS-FET turns off and the HS-FET turns on. The advantage of FCCM is the constant frequency and lower output ripple at light loads.

If the SYNCIN/MODE pin is pulled below 0.4V then the MPQ4348/4348J operates in advanced asynchronous modulation (AAM) mode. The device cannot enter AAM mode until SS completes. AAM mode optimizes efficiency under light-load and no-load conditions.

In AAM mode, the LS-FET emulates a diode, and the HS-FET has a fixed one-shot on time to charge the inductor and regulate the output. As the load decreases, the interval between oneshots increases. If this interval exceeds 8 μ s, the part enters sleep mode, which turns off some of the internal circuitry and extends the on time to achieve an ultra-low I_Q.

As the load increases, the interval decreases to be shorter than 6µs, and the part exits sleep mode and enters AAM mode again. In AAM mode, the part employs a zero-current detection (ZCD) circuit to turn off the LS-FET and prevent negative I_L flow under light-load conditions. If the SYNCIIN/MODE pin is pulled high, the device exits AAM mode. If a fault occurs, such as an over-voltage (OV) or over-temperature (OT) fault, the internal circuitry is not disabled in sleep mode.

Frequency Spread Spectrum (FSS)

The MPQ4348/4348J uses a 12kHz modulation frequency with a 128-step triangular profile to spread the internal f_{SW} across a 20% (±10%) window. The absolute frequency step size varies proportionally with f_{SW} to maintain the ±10% frequency spread spectrum (FSS) (see Figure 2).



Figure 2: Frequency Spread Spectrum (FSS)

Sidebands are created by modulating f_{SW} with the triangle modulation waveform. The emission power of the fundamental f_{SW} and its harmonics is distributed into smaller pieces. This significantly reduces EMI noise.

Low-Dropout (LDO) Mode

When V_{IN} drops to about 7V, the MPQ4348/4348J folds back the frequency. When V_{IN} is almost equal to V_{OUT} , the device enters low-dropout (LDO) mode. This allows for a shorter off time to achieve a higher duty cycle.

The effective duty cycle during the device's dropout period is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the LS-FET diode, and the PCB resistance.

Start-Up and Shutdown

If both V_{IN} and V_{EN} exceed their respective thresholds, the device starts up. The reference block starts first, generating a stable reference

voltage (V_{REF}) and currents, then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitry.

While the internal supply rail is up, an internal timer holds the power MOSFET off for about 50usec to blank the start-up glitches. When the SS block is enabled, it first holds its SS output low to ensure that the remaining circuitry are ready. Then the SS block ramps up slowly.

Three events can shut down the chip: V_{EN} going low, V_{IN} going low, and thermal shutdown. During shutdown, the signaling path is blocked first to avoid any fault triggering. Then V_{COMP} and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.

SYNCIN and SYNCO

 f_{SW} can be synchronized to the rising edge of a clock signal applied to the SYNCIN/MODE pin. The recommended SYNCIN frequency range is between 90% and 115% of f_{SW} , which is set by an external frequency resistor.

The SYNCO pin can output a clock signal in phase with the internal oscillator signal (inverter to switching clock), or the external SYNCIN frequency.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from thermal runaway. When the silicon die temperature exceeds its upper threshold (170°C), the power MOSFETs shut down. Once the temperature drops below its lower threshold (150°C), the thermal shutdown condition is removed, and the chip initiates a SS to resume normal operation.

APPLICATION INFORMATION



Figure 3: Typical Application Circuit for the MPQ4348GLE-5 (Vout = 5V, fsw = 2.2MHz)

Table 1: Design Guide Index

Pin #	Pin Name	Component	Design Guide Index
1	SS	C3	See the Selecting the Soft-Start Capacitor (Css) section on page 36
2	FREQ	R3	See the Switching Frequency (fsw) Setting section on page 36
3	SYNCIN/MODE		See the SYNCIN and Mode Selection section on page 36
4, 11	VIN	C1A, C1B, C1C, C1D	See the Selecting the Input Capacitor (C_{IN}) section on page 37
5, 10	PGND		See the Connection to GND section on page 40
6	BST	C4	See the Bootstrap (BST) Charging section on page 37
		L1, C2A,	See the Selecting the Output Capacitor (C_{OUT}) section on page 37
7,0	300	C2B	and the Selecting the Inductor section on page 38
9	EN	D1 D2	See the Enable (EN) and VIN Under-Voltage Lockout (UVLO)
9	LIN	ΓΙ, ΓΖ	Protection section on page 38
12	SYNCO		See the SYNCO section on page 39
13	PG	R4	See the Power Good (PG) section on page 39
14	DNU		See the DNU section on page 39
15	VCC	C5	See the Selecting the VCC Capacitor (Vcc) section on page 39
16	AGND		See the Connection to GND section on page 40
17	VOUT		See the Output Voltage (VOUT) Setting section on page 39

Selecting the Soft-Start Capacitor (Css)

Soft start (SS) is implemented to prevent the converter's V_{OUT} from overshooting during start-up.

During SS, an internal current source charges the external soft-start capacitor (C_{SS}). If the softstart voltage (V_{SS}) drops below the internal V_{REF} , V_{SS} overrides V_{REF} , and the error amplifier (EA) uses V_{SS} as the reference. When V_{SS} exceeds V_{REF} , V_{REF} regains control.

 C_{SS} can be calculated with Equation (1):

$$C_{SS}(nF) = \frac{t_{SS}(mS) \times I_{SS}(\mu A)}{V_{REF}(V)} = 16.6 \times t_{SS}(mS)$$
(1)

The SS pin can be used for tracking and sequencing.

Switching Frequency (fsw) Setting

 f_{SW} can be configured by an external resistor connected from the FREQ pin to ground, placed as close to the device as possible.

The resistance that sets f_{SW} ($R_{FREQ}/R3$) can be selected using the f_{SW} vs. R_{FREQ} curves. Figure 4 shows the f_{SW} vs. R_{FREQ} curve when f_{SW} is between 1000kHz and 2500kHz.



Figure 4: fsw vs. RFREQ (fsw = 1000kHz to 2500kHz)

Figure 5 shows the f_{SW} vs. R_{FREQ} curve when f_{SW} is between 350kHz and 1000kHz.



Figure 5: fsw vs. RFREQ (fsw = 350kHz to 1000kHz)

Table 2 shows some common f_{SW} for different R_{FREQ} values.

Table 2: Common fsw for Different RFREQ

R _{FREQ} (kΩ)	fsw (kHz)
100	350
86.6	410
75	470
64.9	550
54.9	630
46.4	740
37.4	910
33	1050
26.7	1280
21	1550
18.7	1750
15	2200
13	2450

SYNCIN and Mode Selection

When the SYNCIN/MODE pin is used as the SYNC input pin (SYNCIN), f_{SW} can be synchronized to the rising edge of a clock signal applied to the SYNCIN/MODE pin. The recommended SYNCIN frequency range is between 90% and 115% of f_{SW} .

When SYNCIN/MODE is used for mode selection (MODE), pulling this pin high forces the device to operate in FCCM. Pulling MODE low forces the device to operate in AAM mode (see Table 3).

Table 3: Mod	e Selection
IN/MODE Input	Operation M

SYNCIN/MODE Input	Operation Mode
<0.4V	AAM mode
>1.8V	FCCM
External clock in	FCCM

Selecting the Input Capacitor (CIN)

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN} . For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For most applications, it is recommended to use a 4.7μ F to 10μ F capacitor. It is strongly recommended to use another, lower-value capacitor (e.g. 0.1μ F) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and GND as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current for C_{IN} (I_{CIN}) can be estimated with Equation (2):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(2)

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, which can be calculated with Equation (3):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
(3)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

 C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, place a small, high-quality ceramic capacitor (e.g. 0.1μ F) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The V_{IN} ripple (Δ V_{IN}) caused by the capacitance can be estimated with Equation (4):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(4)

V_{IN} Over-Voltage Protection (OVP)

The MPQ4348/48J has a built-in V_{IN} overvoltage protection (OVP) circuit. V_{IN} OVP is active at 25V. If V_{IN} exceeds the OVP protection threshold (typically 38V), the LS-FET turns on

until I_L is fully discharged, and then turns off. Once V_{IN} drops below the OVP falling threshold (typically 28V) and the hiccup restart delay time expires, the device initiates a SS to resume normal operation.

Bootstrap (BST) Charging

It is recommended that the bootstrap (BST) capacitor ($C_{BST}/C4$) be between 0.1µF to 0.22µF.

It is not recommended to place a resistor (R_{BST}) in series with C_{BST} , unless there is a strict EMI requirement. R_{BST} helps enhance EMI performance and reduce voltage stress at high input voltages. It also increases power consumption and reduces efficiency. When R_{BST} is necessary, it should be below 10 Ω .

 C_{BST} is charged and regulated to about 5V by the dedicated internal BST regulator. When the voltage between the BST and SW pins is below its regulation voltage, an N-channel MOSFET pass transistor connected from VCC to BST turns on to charge C_{BST} . The external circuit should provide enough voltage headroom to facilitate charging.

When the HS-FET is on, the BST voltage (V_{BST}) exceeds V_{CC} , and C_{BST} cannot be charged.

At higher duty cycles, the time available for BST charging is shorter, so C_{BST} may not be charged sufficiently. If the external circuit has an insufficient voltage and not enough time to charge C_{BST} , use additional external circuitry to ensure that V_{BST} remains within the normal operation range.

Selecting the Output Capacitor (C_{OUT})

The output capacitor (C_{OUT}) maintains the DC V_{OUT} . Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low-ESR capacitors to keep the V_{OUT} ripple (ΔV_{OUT}) low. ΔV_{OUT} can be estimated with Equation (5):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}})$$
(5)

Where L is the inductance, and R_{ESR} is the equivalent series resistance (ESR) value of $C_{\text{OUT}}.$

For ceramic capacitors, the capacitance dominates the impedance at f_{SW} and causes the majority of ΔV_{OUT} . For simplification, ΔV_{OUT} can

MPQ4348/4348J – 36V, 5A, ULTRA-LOW IQ, SYNC BUCK CONVERTER, AEC-Q100

be estimated with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(6)

For tantalum or electrolytic capacitors, the ESR impedance dominates the at fsw. For simplification, ΔV_{OUT} can be estimated with Equation (7):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
(7)

The characteristics of COUT also affect the stability of the regulation system. The part can be optimized for a wide range of capacitance and ESR values.

Selecting the Inductor

A 1µH to 10µH inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, it also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance is to allow the inductor ripple current to be approximately 30% of the maximum load current. The inductance (L) can be calculated with Equation (8):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(8)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current (I_{LP}) can be calculated with Equation (9):

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(9)

Peak and Valley Current Limits

Both the HS-FET and LS-FET have cycle-bycycle current-limit protection. If IL reaches the high-side (HS) peak current limit (typically 7.7A) or the internal clock's rising edge while the current is rising and the HS-FET is on, the HS-FET is forced off immediately to prevent the current from rising further. If the LS-FET is on. the valley current limit circuit blocks the PWM comparator from turning on the HS-FET until IL drops below the low-side (LS) valley current limit (typically 5.9A). This current limit scheme prevents current runaway if an overload fault or short circuit occurs.

Short-Circuit Protection (SCP)

If the output is shorted to ground, V_{OUT} drops below 70% of its nominal output, and the LS-FET current exceeds the valley current limit (5.9A). Then the device turns on the LS-FET until the I is fully discharged. The device also begins slowly discharging C_{SS}. Once C_{SS} is fully discharged, the device initiates an SS to resume normal operation. This hiccup process is repeated until the fault is removed.

Output Over-Voltage Protection (OVP) and Discharge

There is an internal VOUT OVP circuit. While the device is operating in discontinuous conduction mode (DCM) and VOUT exceeds 106% of the target voltage, an output discharge path from VOUT to GND is activated to V_{OUT}. The output discharge path remains active until the part returns to regulation and resumes switching.

If V_{OUT} exceeds 106% of the target voltage in FCCM, the output discharge path turns on. If the negative current limit is triggered 265 times, the part enters hiccup mode and stops switching. Once V_{OUT} drops to or below 105%, the device initiates a new SS. The VOUT discharge path remains on until VOUT reaches its regulated value, and the device starts switching.

Enable (EN) and V_{IN} Under-Voltage Lockout (UVLO) Protection

EN is a digital control pin that turns the converter on and off.

Enabled by External Logic High/Low Signal

When the EN voltage (V_{EN}) reaches about 0.7V, the VCC supply turns on. Once V_{IN} exceeds 2.7V, VCC provides an accurate V_{REF} for the EN threshold. Pull EN above its rising threshold voltage (1V) to turn the converter on. Pull EN below 0.85V to turn it off.

Configurable V_{IN} Under-Voltage Lockout (UVLO) Protection

When V_{IN} is sufficiently high, the chip can be enabled and disabled via the EN pin. An internal pull-down resistor in this circuit can generate a configurable V_{IN} under-voltage lockout (UVLO) threshold and hysteresis.

The device requires a higher voltage (\geq 3.3V) for V_{IN} to directly start up. The part has an internal, fixed UVLO threshold. The rising threshold is 3V, while the falling threshold is about 2.8V. For applications that require a higher UVLO point, an external resistor divider placed between VIN and EN can raise the equivalent UVLO threshold (see Figure 6).



Figure 6: Adjustable UVLO Using the EN Divider

The UVLO rising threshold ($V_{IN_UVLO_RISING}$) can be calculated with Equation (10):

$$V_{\text{IN}_\text{UVLO}_\text{RISING}} = (1 + \frac{R_{\text{UP}}}{R_{\text{DOWN}}}) \times V_{\text{EN}_\text{RISING}}$$
(10)

Where $V_{\text{EN}_{\text{RISING}}}$ is 1V.

The UVLO falling threshold ($V_{IN_UVLO_FALLING}$) can be calculated with Equation (11):

$$V_{\text{IN}_{UVLO}_{FALLING}} = (1 + \frac{R_{\text{UP}}}{R_{\text{DOWN}}}) \times V_{\text{EN}_{FALLING}}$$
(11)

Where $V_{EN_FALLING}$ is 0.85V.

SYNCO

The SYNCO pin outputs a clock signal in phase with the internal oscillator signal or the external SYNCIN clock.

Power Good (PG)

The device includes an open-drain power good (PG) output that indicates whether the regulator's output is within its nominal output range. If V_{OUT} is within 94% to 106% of its nominal voltage, PG is pulled high. If V_{OUT}

exceeds 107% or is below 93% of its nominal voltage, PG is pulled low. Float PG if not used. Choose the PG resistor ($R_{PG}/R4$) to be about 100k Ω .

DNU

Connect this pin directly to VCC.

Selecting the VCC Capacitor (C_{VCC})

Most of the internal circuitry is powered by the internal, 5V VCC regulator. This regulator uses V_{IN} as its input, and operates across the entire V_{IN} range. If V_{IN} exceeds 5V, V_{CC} is in full regulation. If V_{IN} drops below 5V, the output V_{CC} degrades.

The VCC capacitor (C_{VCC}) should have a capacitance at least 10 times greater than the boost capacitor, and at least 1µF nominally. A C_{VCC} greater than 68µF nominal is not recommended.

Output Voltage (VOUT) Setting

The feedback (FB) resistor divider is integrated internally (see Figure 7). Connect the VOUT pin directly to the output.



Figure 7: Feedback Divider Network (Fixed Output Version)

The selectable fixed-output options are as follows: 1V, 1.1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, and 5V.

Table 4 shows the relationship between V_{OUT} and the internal $R_{\text{FBx}}.$

Table 4: VOUT vs. RFBx			
V _{оит} (V)	R _{FB1} (ΜΩ)	R _{FB2} (MΩ)	
1	1.33	2	
1.1	1.67	2	
1.8	4	2	
2.5	6.33	2	
3	8	2	
3.3	9	2	
3.8	10.67	2	
5	14 67	2	

Connection to GND

See the PCB Layout Guidelines below for more details.

PCB Layout Guidelines (12)

Efficient PCB layout (especially input capacitor placement) is critical for stable operation. A 4layer layout is strongly recommended for improved thermal performance. For the best results, refer to Figure 8 and follow the guidelines below:

- 1. Place the symmetric input capacitors as close to VIN and PGND as possible.
- 2. Use a large ground plane to connect directly to PGND.
- 3. If the bottom layer is a ground plane, add multiple vias near PGND.
- 4. Route the high-current paths at GND and VIN using short, direct, and wide traces.
- 5. Place the ceramic input capacitors, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to reduce high-frequency noise.
- 6. Keep the connection between C_{IN} and VIN as short and wide as possible.
- 7. Place C_{VCC} as close to VCC and GND as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- 9. Use multiple vias to connect the power planes to the internal layers.

Note:

12) The recommended PCB layout is based on Figure 9 on page 41.



Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer Figure 8: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS



Figure 9: Typical Application Circuit (Vout = 5V, fsw = 2.2MHz)



Figure 10: Typical Application Circuit (Vout = 5V, fsw = 410kHz)

TYPICAL APPLICATION CIRCUITS (continued)



Figure 11: Typical Application Circuit (Vout = 3.3V, fsw = 2.2MHz)







TYPICAL APPLICATION CIRCUITS (continued)



Figure 12: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz with EMI Filter)



Figure 14: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 410kHz with EMI Filter)



QFN-17 (3mmx4mm) Wettable Flank

PACKAGE INFORMATION









SIDE VIEW



BOTTOM VIEW



SECTION A-A



- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS. 3) LEAD COPLANARITY SHALL BE 0.08
- MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



RECOMMENDED LAND PATTERN



PACKAGE INFORMATION (continued)

QFN-19 (3mmx4mm) Wettable Flank



TOP VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN





SECTION A-A

NOTE:

 THE LEAD SIDE IS WETTABLE.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.

4) JEDEC REFERENCE IS MO-220.

5) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION



Part Number	Package Description	Quantity/Reel	Quantity/ Tube ⁽¹³⁾	Quantity/Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4348GLE- 33-AEC1-Z	QFN-17 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4348GLE-5- AEC1-Z	QFN-17 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4348JGLE- 33-AEC1-Z	QFN-19 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4348JGLE- 5-AEC1-Z	QFN-19 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm

Note:

13) N/A indicates "not available" in tubes. For 500-piece tape & reel prototype quantities, contact the factory. The order code for a 500-piece partial reel is "-P". Tape & reel dimensions are the same as a full reel.



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	12/20/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.