

### 4 Channel Digital Isolator with Integrated 0.65W Isolated DC/DC Power Module

#### DESCRIPTION

The CDIP 18024x15401x is a 4 channel digital isolator that includes an integrated isolated DC/DC power module.

A single external power supply is necessary to power both the primary side channels and the integrated isolated power supply. The integrated power supply generates the required isolated secondary supply voltage.

The integrated power module has integrated protection systems that guard against thermal overstress with thermal shutdown and protect against electrical damage using overcurrent, short-circuit and undervoltage circuitry.

The CDIP digital isolator ensures fast time to market and low development costs.


The digital isolator is available in an SOIC-16WB package (10.3 x 7.5 x 2.5)mm.

#### TYPICAL APPLICATIONS


- Communication bus isolation
- Motor control
- Battery management systems
- Solar inverters
- Test and measurement systems
- Programmable logic controller (PLC) interfaces

#### **FEATURES**

- 5kV<sub>RMS</sub> isolation for 60s
- Input voltage range: 3.15V to 5.5V
- User-selectable output voltage: 5V or 3.3V
- Data rate up to 100Mbps
- $\pm 150$ kV/ $\mu$ s typ. CMTI
- Available channel configurations: 4/0, 3/1 and 2/2
- Default channel output status: high or low
- Low propagation delay: 10ns typ.
- Ambient temperature range: -40°C to 125°C
- RoHS and REACh compliant
- Complies with EN55032 (CISPR-32) class B conducted and radiated emissions standard
- UL1577 certified
- IEC 60747 pending



# **TYPICAL CIRCUIT DIAGRAM**



Data Sheet Version 1.1 © November 2023

# 18024x15401x

# **Digital Isolator**

**WPME-CDIP** - Capacitive Digital Isolator Powered



# **CONTENTS**

2 ORDERING INFORMATION  3 SALES INFORMATION  4 ABSOLUTE MAXIMUM RATINGS  5 OPERATING CONDITIONS  5 THERMAL SPECIFICATIONS  6 THERMAL SPECIFICATIONS  7 ELECTRICAL SPECIFICATIONS  8 ISOLATION SPECIFICATIONS  9 APPROVALS  10 ROHS, REACH  11 PACKAGE SPECIFICATIONS  12 NOTES  13 ISOLATION VOLTAGE  13.1 Isolation Voltage Testing  13.2 Dielectric Test Setup (High Pot Test)  13.3 Repeated High-Voltage Isolation Testing  14 TYPICAL PERFORMANCE CURVES  14.1 Radiated and Conducted Emissions (With EMI Input Filter)  14.1.1 Radiated Emissions ENDS503 (ISDRP-32) Class B Complaint Test Setup  14.1.2 Conducted Emissions ENDS5033 (ISDRP-32) Class B Complaint Test Setup  14.1.3 Radiated and Conducted Emissions - 18024x15401x  14.2 De Performance Curves  14.2 1 Efficiency  14.2.3 Output Voltage Ripple  14.2.4 Thermal Derating  14.2.5 Propagation Delay vs. Ambient Temperature  14.2.6 Quiescent Current vs. Ambient Temperature  14.2.7 Supply Current vs. Ambient Temperature  14.2.8 Supply Current vs. Ambient Temperature  14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE  16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 SOft-Start  20.2 Overcurrent Protection (OCP)		4
4 ABSOLUTE MAXIMUM RATINGS 5 OPERATING CONDITIONS 6 THERMAL SPECIFICATIONS 7 ELECTRICAL SPECIFICATIONS 8 ISOLATION SPECIFICATIONS 9 APPROVALS 10 ROHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dilectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x 14.2 Depriormance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Supply Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overurent Protection (OCP)		5
5 OPERATING CONDITIONS 6 THERMAL SPECIFICATIONS 7 ELECTRICAL SPECIFICATIONS 8 ISOLATION SPECIFICATIONS 9 APPROVALS 10 RoHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14.1 Typical Performance Curves 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.1 Radiated Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.1 Radiated and Conducted Emissions - 18024x15401x 14.2.1 Conducted Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.2.1 Efficiency 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		5
6 THERMAL SPECIFICATIONS 7 ELECTRICAL SPECIFICATIONS 8 ISOLATION SPECIFICATIONS 9 APPROVALS 10 RoHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14.1 Padiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions ENS5032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x 14.2.1 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 OVECUTIVENT TOTOCCOP)		6
7 ELECTRICAL SPECIFICATIONS 8 ISOLATION SPECIFICATIONS 9 APPROVALS 10 RoHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated and Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x 14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		6
8 ISOLATION SPECIFICATIONS 9 APPROVALS 10 ROHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions ENISSO32 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions ENISSO32 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x 14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		6
9 APPROVALS 10 RoHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions ENIS5032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions ENIS5032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x154.01x 14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		7
9 APPROVALS 10 RoHS, REACh 11 PACKAGE SPECIFICATIONS 12 NOTES 13 ISOLATION VOLTAGE 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing 14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions ENIS5032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions ENIS5032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x154.01x 14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)	•	11
10 RoHS, REACh  11 PACKAGE SPECIFICATIONS  12 NOTES  13 ISOLATION VOLTAGE  13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing  14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x  14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE  16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		
11 PACKAGE SPECIFICATIONS  12 NOTES  13 ISOLATION VOLTAGE  13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing  14 TYPICAL PERFORMANCE CURVES  14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x  14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.9 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE  16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		
13 ISOLATION VOLTAGE  13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing  14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x  14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Data Rate 14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE  16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		
13. Isolation Voltage Testing 13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing  14. TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x 14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.8 Supply Current vs. Ambient Temperature 14.2.9 High and Low Voltage Levels vs. Output Current 15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		
13.1 Isolation Voltage Testing 13.2 Dielectric Test Setup (High Pot Test) 13.3 Repeated High-Voltage Isolation Testing  14 TYPICAL PERFORMANCE CURVES 14.1 Radiated and Conducted Emissions (With EMI Input Filter) 14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup 14.1.3 Radiated and Conducted Emissions - 18024x15401x  14.2 DC Performance Curves 14.2.1 Efficiency 14.2.2 Load Transients 14.2.3 Output Voltage Ripple 14.2.4 Thermal Derating 14.2.5 Propagation Delay vs. Ambient Temperature 14.2.6 Quiescent Current vs. Ambient Temperature 14.2.7 Supply Current vs. Ambient Temperature 14.2.8 Supply Current vs. Data Rate 14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE 16 IO DESCRIPTION 17 TEST SCHEMATICS 18 BLOCK DIAGRAM 19 CIRCUIT DESCRIPTION 20 PROTECTION FEATURES 20.1 Soft-Start 20.2 Overcurrent Protection (OCP)	1	12
14.1 Radiated and Conducted Emissions (With EMI Input Filter)  14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup  14.1.3 Radiated and Conducted Emissions = 18024x15401x  14.2 DC Performance Curves  14.2.1 Efficiency  14.2.2 Load Transients  14.2.3 Output Voltage Ripple  14.2.4 Thermal Derating  14.2.5 Propagation Delay vs. Ambient Temperature  14.2.6 Quiescent Current vs. Ambient Temperature  14.2.8 Supply Current vs. Ambient Temperature  14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE  16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 Soft-Start  20.2 Overcurrent Protection (OCP)		13 13
14.1.3 Radiated and Conducted Emissions - 18024x15401x  14.2 DC Performance Curves  14.2.1 Efficiency  14.2.2 Load Transients  14.2.3 Output Voltage Ripple  14.2.4 Thermal Derating  14.2.5 Propagation Delay vs. Ambient Temperature  14.2.6 Quiescent Current vs. Ambient Temperature  14.2.7 Supply Current vs. Ambient Temperature  14.2.8 Supply Current vs. Data Rate  14.2.9 High and Low Voltage Levels vs. Output Current  15 TRUTH TABLE  16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 Soft-Start  20.2 Overcurrent Protection (OCP)		
16 IO DESCRIPTION  17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		14 15 21 21 23 24 26 28 30 32
17 TEST SCHEMATICS  18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 Soft-Start 20.2 Overcurrent Protection (OCP)		35
18 BLOCK DIAGRAM  19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 Soft-Start 20.2 Overcurrent Protection (OCP)	3	35
19 CIRCUIT DESCRIPTION  20 PROTECTION FEATURES  20.1 Soft-Start  20.2 Overcurrent Protection (OCP)		36
20 PROTECTION FEATURES		37
20.1 Soft-Start		37
20.3 Short-Circuit Protection (SCP)	3	38 38

# 18024x15401x

# **Digital Isolator**

# **WPME-CDIP** - Capacitive Digital Isolator Powered



	20.4 Input/Output Undervoltage Lockout (UVLO)	
21	DESIGN EXAMPLE  21.1 Layout  21.2 Schematic  21.3 Bill of Materials	41 42
22	TYPICAL APPLICATION	43
23	HANDLING RECOMMENDATIONS	
24	PHYSICAL DIMENSIONS  24.1 Component  24.2 Recommended Landpattern  24.3 Packaging	45 46
25	DOCUMENT HISTORY	49
26	LIST OF FIGURES	50
27	LIST OF TABLES	52
28	CAUTIONS AND WARNINGS	53
29	IMPORTANT NOTES	54



### 1 PINOUT




Figure 1: Pinout.

Table 1: Marking description.

MARKING	DESCRIPTION
WE	Würth Elektronik eiSos GmbH & Co. KG
YYWW	Year and calendar week
24x15401x	Order code
F/R	Number of forward/reverse channels
5kV	5kV isolation voltage



Figure 2: Marking.

Table 2: Pin description.

SYMBOL	NUMBER	TYPE	DESCRIPTION
VCC	1	Power	Integrated power module voltage input.
GND1	2	Power	Primary side ground connection.
INA	3	1/0	Digital input A.
INB	4	1/0	Digital input B.
INC/OUTC	5	1/0	Digital input/output C.
IND/OUTD	6	1/0	Digital input/output D.
NC	7	NC	Not internally connected.
GND1	8	Power	Primary side ground connection.
GND2	9	Power	Secondary side ground connection.
SEL	10	Input	Output voltage selection pin. Connect to VOUT pin for 5V. Connect to GND2 for 3.3V.
OUTD/IND	11	1/0	Digital input/output D.
OUTC/INC	12	1/0	Digital input/output C.
OUTB	13	1/0	Digital output B.
OUTA	14	1/0	Digital output A.
GND2	15	Power	Secondary side ground connection.
VOUT	16	Power	Integrated power module voltage output. Either 5V or 3.3V, depending on the state applied to SEL pin.



## **2 ORDERING INFORMATION**

Table 3: Ordering information.

ORDER CODE	SPECIFICATIONS	PACKAGE	PACKAGING UNIT
18024015401H	4 forward, 0 reverse, default high		
18024015401L	4 forward, 0 reverse, default low		
18024115401H	3 forward, 1 reverse, default high	SOIC-16WB	13" Reel (1000 pieces)
18024115401L	3 forward, 1 reverse, default low	JOIC TOWN	13 Reel (1000 pieces)
18024215401H	2 forward, 2 reverse, default high		
18024215401L	2 forward, 2 reverse, default low		
18824x15401x	_	Eval Board	1 piece

### **3 SALES INFORMATION**

### **SALES CONTACT**

Würth Elektronik eiSos GmbH & Co. KG EMC and Inductive Solutions Max-Eyth-Str. 1 74638 Waldenburg

Germany

Tel. +49 (0) 7942 945 0

www.we-online.com/digitalisolators

Technical support: powermodules@we-online.com



#### **4 ABSOLUTE MAXIMUM RATINGS**

#### **Caution:**

Exceeding the listed absolute maximum ratings may affect the device negatively and may cause permanent damage.

Table 4: Absolute maximum ratings.

SYMBOL	PARAMETER	LIN	UNIT	
STWIBOL	PARAMETER	MIN <sup>(1)</sup>	MAX <sup>(1)</sup>	ONIT
VCC	Supply pin voltage	-0.5	6	V
VOUT	Isolated supply output voltage pin	-0.5	6	V
INX, OUTX	Voltage at INX, OUTX, SEL pins		V <sub>CC</sub> + 0.5 <sup>(2)</sup>	V
I <sub>OUTX</sub>	Channel output current	-20	20	mA
$T_{\text{storage}}$	Assembled, non-operating storage temperature		150	°C
$V_{ESD}$	ESD voltage (HBM) <sup>(4)</sup>	-6	6	kV
$V_{ESD}$	ESD voltage (CDM) <sup>(4)</sup>	-2	2	kV

#### **5 OPERATING CONDITIONS**

Operating conditions are conditions under which the device is intended to be functional. All values are either referenced to GND1 or GND2.

MIN and MAX limits are valid for the recommended ambient temperature range of -40°C to 125°C.

Table 5: Operating conditions.

SYMBOL	PARAMETER	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
V <sub>CC</sub>	V <sub>CC</sub> Supply voltage		_	5.5	V
$V_{INX_{-H}}$	Logic input high threshold	2.0	_	_	V
$V_{INX_{L}}$	Logic input low threshold	_	_	0.8	V
l <sub>он</sub>	High-level channel output current V <sub>OUT</sub> = 5V	-4	_	_	mA
ОН	High-level channel output current V <sub>OUT</sub> = 3.3V	-2	_	_	mA
lo	Low-level channel output current V <sub>OUT</sub> = 5V	_	_	4	mA
I <sub>OL</sub>	Low-level channel output current V <sub>OUT</sub> = 3.3V	_	_	2	mA
DR	Data rate	0	_	100	Mbps
PW Signal pulse width		5	_	_	ns
Ta	Ambient temperature range	-40	_	125	°C

### **6 THERMAL SPECIFICATIONS**

#### **Caution:**

Exceeding the listed absolute maximum ratings may affect the device negatively and may cause permanent damage.

Table 6: Thermal specifications.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
$\Theta_{JA}$	Junction-to-ambient thermal resistance <sup>(5)</sup>		_	68.5	_	°C/W
P <sub>D</sub>	Maximum power dissipation	V <sub>CC</sub> =5.5V, V <sub>OUT</sub> =5V, I <sub>OUT</sub> =0.13A, 50% duty cycle square signal on all channels with C <sub>L</sub> =15pF	_	_	1	W

Data Sheet Version 1.1 © November 2023



### 7 ELECTRICAL SPECIFICATIONS

#### Caution:

MIN and MAX limits are valid for the recommended ambient temperature range of -40 °C to 125 °C. Typical values represent statistically the utmost probable values at the following conditions:  $V_{CC} = 5V$  or 3.3V,  $T_A = 25$  °C, unless otherwise noted.

Table 7: Electrical specifications part 1.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
	Integrate	ed Isolated Power Supply Output Vol	tage			
	Integrated isolated supply	V <sub>SEL</sub> = OV	3.13	3.3	3.47	V
	regulated output voltage	$V_{CC} = 5V, V_{SEL} = V_{OUT}$	4.75	5	5.25	V
$V_{\text{OUT}}$	DC line regulation	$V_{CC} = 4.5V \text{ to } 5.5V \text{ or } 3V \text{ to } 3.6V,$ $I_{OUT} = 50\text{mA}$		2	_	mV/V
	DC load regulation	$V_{CC} = 5V$ , $I_{OUT} = 0A$ to 0.13A	_	1	_	%
	Output voltage ripple		_	50		mV
	Undervoltage lockout falling threshold		2.0	2.35	_	V
$V_{\text{UVLO}}$	Undervoltage lockout rising threshold		_	2.75	3.05	V
	Undervoltage lockout hysteresis			400	_	mV
1	Output current <sup>(7)</sup>	$V_{CC} = 5V$	_	0.13		А
I <sub>OUT</sub>	Output current	V <sub>CC</sub> = 3.3V	_	0.075	_	Α
η	Efficiency	$V_{CC} = 5V, V_{OUT} = 5V, I_{OUT} = 0.13A$		54		%
		Channel Characteristics				
I <sub>IH</sub>	High-level input leakage current	$V_{INX} = V_{CC} \text{ or } V_{OUT}$	_	_	20	μА
I <sub>IL</sub>	Low-level input leakage current	V <sub>INX</sub> = OV	-20	_	_	μΑ
$V_{OH}$	High-level output voltage	V <sub>INX</sub> = V <sub>CC</sub> or V <sub>OUT</sub>		V <sub>INX</sub> - 0.2	_	V
V <sub>OL</sub>	Low-level output voltage	V <sub>INX</sub> = OV	T -	0.2	_	V
CMTI	Common-mode transient immunity	$V_{INX} = V_{CC}$ or OV, $V_{CM} = 1500V$		150	_	kV/µs
		Timing Characteristics				
t <sub>r</sub>	Output signal rise time	10% to 90% of V <sub>OUTX</sub>	T —	2.5	4.0	ns
t <sub>f</sub>	Output signal fall time	90% to 10% of V <sub>OUTX</sub>	T -	2.5	4.0	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	50% of V <sub>INX</sub> to 50% of V <sub>OUTX</sub>	_	10	20	ns
PWD	Pulse width distortion  t <sub>PLH</sub> - t <sub>PHL</sub>			0.2	4.5	ns
t <sub>sk(C-C)</sub>	Channel-to-channel output skew time			0.4	2.5	ns
t <sub>SK(P-P)</sub>	Part-to-part output skew time			2.0	4.5	ns

Parameters indicated in electrical specifications part 1 are applicable across all part numbers with all input/output conditions unless otherwise specified.

Data Sheet Version 1.1 © November 2023



Table 8: Electrical specifications part 2.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
	180	024015401x V <sub>CC</sub> = 5V and V <sub>OUT</sub> = 5V				
		V <sub>INX</sub> = channel default	_	11	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	15.5	_	mA
l <sub>cc</sub>	Integrated isolated power	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	13.6	_	mA
יננ	supply input current <sup>(8)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	17.9	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	58.6	_	mA
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	80	_	mA
	180	024115401x V <sub>CC</sub> = 5V and V <sub>OUT</sub> = 5V		•		
		V <sub>INX</sub> = channel default	l –	10	_	mΑ
	Integrated isolated power supply input current <sup>(8)</sup>	V <sub>INX</sub> ≠ channel default	_	15	_	mΑ
I <sub>CC</sub>		1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	13.7	_	mA
יננ		10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	17.8	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	56.2	_	mA
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	90	_	mA
	180	024215401x V <sub>CC</sub> = 5V and V <sub>OUT</sub> = 5V				
		V <sub>INX</sub> = channel default	_	9.8	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	15.9	_	mΑ
l <sub>cc</sub>	Integrated isolated power	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	13.6	_	mA
יננ	supply input current <sup>(8)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	17.2	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal		50.3		mA
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	100		mA



Table 9: Electrical specifications part 3.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT		
18024015401x V <sub>CC</sub> = 5V and V <sub>OUT</sub> = 3.3V								
		V <sub>INX</sub> = channel default	_	9.3	_	mΑ		
		V <sub>INX</sub> ≠ channel default	_	13.7	_	mΑ		
l <sub>cc</sub>	Integrated isolated power	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	11.7	_	mA		
יננ	supply input current <sup>(8)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	14.3	_	mA		
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	36	_	mA		
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	80	_	mA		
	1802	24115401x V <sub>CC</sub> = 5V and V <sub>OUT</sub> = 3.3V						
	Integrated isolated power supply input current <sup>(8)</sup>	V <sub>INX</sub> = channel default	_	8.6	_	mΑ		
		V <sub>INX</sub> ≠ channel default	_	13.2		mΑ		
I <sub>CC</sub>		1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	11.8	_	mA		
יננ		10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	14.4	_	mA		
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	40	_	mA		
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	90	_	mA		
	1802	24215401x V <sub>CC</sub> = 5V and V <sub>OUT</sub> = 3.3V						
		V <sub>INX</sub> = channel default	_	8.6	_	mA		
		V <sub>INX</sub> ≠ channel default	_	14	_	mA		
l <sub>cc</sub>	Integrated isolated power	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	11.9	_	mA		
יננ	supply input current <sup>(8)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal		14.4		mA		
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	40.5	_	mA		
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps		100	_	mA		



Table 10: Electrical specifications part 4.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(3)</sup>	MAX <sup>(1)</sup>	UNIT
	1802	$4015401x V_{CC} = 3.3V \text{ and } V_{OUT} = 3.3V$	I			
		V <sub>INX</sub> = channel default	_	10.7	_	mΑ
		V <sub>INX</sub> ≠ channel default	_	15.5	_	mA
I <sub>cc</sub>	Integrated isolated power	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	13.3	_	mA
יננ	supply input current <sup>(8)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	16.3	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	46.7	_	mA
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	45	_	mA
	1802	4115401x V <sub>CC</sub> = 3.3V and V <sub>OUT</sub> = 3.3V	i			
		V <sub>INX</sub> = channel default	_	10	_	mΑ
	Integrated isolated power supply input current <sup>(8)</sup>	V <sub>INX</sub> ≠ channel default	_	15.3	_	mA
I <sub>cc</sub>		1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	13.3	_	mA
יננ		10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	16.1	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	44.4	_	mA
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps	_	50	_	mA
	1802	4215401x V <sub>CC</sub> = 3.3V and V <sub>OUT</sub> = 3.3V	i	•		
		V <sub>INX</sub> = channel default	-	9.7	_	mA
		V <sub>INX</sub> ≠ channel default	_	15.7	_	mA
Icc	Integrated isolated power	1Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	13.3	_	mA
יננ	supply input current <sup>(8)</sup>	10Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	15.8	_	mA
		100Mbps, C <sub>L</sub> = 15pF, 50% duty cycle square wave input signal	_	41.5	_	mA
I <sub>OUT</sub>	Integrated isolated power supply output current <sup>(8)</sup>	100Mbps		55		mA



# **8 ISOLATION SPECIFICATIONS**

Table 11: Isolation specification table.

SYMBOL	PARAMETER	TEST CONDITIONS	TYP <sup>(3)</sup>	UNIT	
CLR	External clearance	Shortest distance through air between terminals	8	mm	
CPG	External creepage	Shortest distance across package surface between terminals	8	mm	
DTI	Distance through the insulation	Minimum internal clearance	19	μm	
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	V	
	IEC 60664-1 overvoltage category	Rated mains voltage ≤300 V <sub>RMS</sub>	I-IV		
		Rated mains voltage ≤400 V <sub>RMS</sub>	I-IV		
		Rated mains voltage ≤600 V <sub>RMS</sub>	I-IV		
		Rated mains voltage ≤1000 V <sub>RMS</sub>	1-111		
UL1577					
V <sub>ISO(max)</sub>	Max. withstanding isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60s (qualification), V <sub>TEST</sub> = 1.2 x V <sub>ISO</sub> , t = 1s (100% production)	5000	$V_{RMS}$	



#### 9 APPROVALS

Table 12: Approvals.

SYMBOL	STANDARD	DESCRIPTION
c <b>SU</b> °us	UL 1577, 5 <sup>th</sup> Edition	Nonoptical Isolating Devices – Component UL Category: FPPT2 & FPPT8 UL File No: E535458 Applicable for altitudes up to 2000m

## 10 RoHS, REACh

Table 13: RoHS, REACh.

RoHS directive

REACh directive

COMPLIANT

ROHS&REACH

WÜRTH ELEKTRONIK

Directive 2011/65/EU of the European Parliament and the Council of June 8th, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Directive 1907/2006/EU of the European Parliament and the Council of June 1st, 2007 regarding the Registration, Evaluation, Authorization and Restriction of Chemicals (REACh).

#### 11 PACKAGE SPECIFICATIONS

Table 14: Package specifications.

ITEM	PARAMETER	TYP <sup>(3)</sup>	UNIT
Lead finish	_	Matte Sn	_
Weight	_	0.42	g

#### 12 NOTES

- (1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.
- (2) This value must never exceed 6V.
- (3) Typical numbers are valid at 25°C ambient temperature and represent statistically the utmost probability assuming the Gaussian distribution.
- (4) The human body model is a 100pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin. Test method is per JESD-22-114. The charged device model test method is per JESD22-C101.
- (5) Measured without heatsink, still air. (0 20LFM / 0 0.1m/s) Test PCB 80mm x 80mm horizontal orientation 35μm copper on top and bottom.
- (6) 100% final production tested value. The qualified isolation voltage value is 5kV<sub>RMS</sub>. For detailed isolation characteristics see the isolation specification table (Isolation specification table).
- (7) Depending on ambient temperature, see thermal derating diagram (Thermal Derating).
- **(8)** Supply current measurements are made with no external load connected to the integrated isolated power supply. The indicated values only describe the current required to supply the internal circuitry and external capacitive loads on the channel outputs based on the signal described in the test conditions.

Data Sheet Version 1.1 © November 2023



#### 13 ISOLATION VOLTAGE

#### 13.1 Isolation Voltage Testing

To verify the integrity of the isolation, a test voltage is applied for a specified time across a component that is designed to provide electrical isolation. This test is known as 'High Pot Test', 'Flash Tested', 'Withstand Voltage', 'Proof Voltage', 'Dielectric Withstand Voltage' or 'Isolation Test Voltage'.

All digital isolators are 100% production tested at their stated isolation voltage. This is 6 kV<sub>RMS</sub> for 1 seconds<sup>(6)</sup>.

The isolation test voltage indicated in this datasheet is for voltage transient immunity only. It does not allow this part to be used within a safety isolation system.

The digital isolator will function properly with several hundreds of volts applied continuously across the isolation barrier, however surrounding components must be individually analyzed to ensure proper insulation. Isolation measures must be taken into account to prevent any user-accessible circuitry from causing harm.

#### 13.2 Dielectric Test Setup (High Pot Test)

Connect all input terminals together then all output terminals together (see figure below) before connecting the supply voltage. When testing, set the cut-off current to 1mA with a test voltage of 6kV<sub>RMS</sub> and test time of 1s<sup>(6)</sup>.




Figure 3: Dielectric test setup.

# 13.3 Repeated High-Voltage Isolation Testing

Typically, parts can withstand multiples of their stated test voltage and still perform optimally. However, repeated exposure to high voltage test conditions will degrade the component's isolation capabilities. It is recommended to keep high voltage isolation testing to a minimum to limit degradation of the device before its installation in an application. If repeated high voltage isolation testing is required, consider reducing the voltage by a significant amount (e.g. 20%) from the stated test voltage within the datasheet.

Data Sheet Version 1.1 © November 2023



### 14 TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply:  $T_A = 25$  °C.

### 14.1 Radiated and Conducted Emissions (With EMI Input Filter)

The 18024x15401x digital isolators were tested in several EMC configurations to give more realistic information about implementation in the applications. The test setup is based on CISPR16 with the limit values of CISPR32. All measurements were performed with the layout and components shown in DESIGN EXAMPLE

### 14.1.1 Radiated Emissions EN55032 (CISPR-32) Class B Complaint Test Setup

- Measured in a Fully Anechoic Room (FAR) at 3m antenna distance.
- Input wire length: 160cm (80cm horizontal + 80cm vertical)
- Load directly on board

## 14.1.2 Conducted Emissions EN55032 (CISPR-32) Class B Complaint Test Setup

- Measurement input wire length: 80cm
- Load directly on board



### 14.1.3 Radiated and Conducted Emissions - 18024x15401x




Figure 4: 18024015401H radiated EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.




Figure 5: 18024015401H conducted EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.






Figure 6: 18024015401L radiated EMI  $V_{CC} = 5V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 0.13$ , with input filter.




Figure 7: 18024015401L conducted EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.






Figure 8: 18024115401H radiated EMI  $V_{CC} = 5V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 0.13$ , with input filter.




Figure 9: 18024115401H conducted EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.






Figure 10: 18024115401L radiated EMI  $V_{CC} = 5V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 0.13$ , with input filter.




Figure 11: 18024115401L conducted EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.






Figure 12: 18024215401H radiated EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.




Figure 13: 18024215401H conducted EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.






Figure 14: 18024215401L radiated EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.




Figure 15: 18024215401L conducted EMI  $V_{CC}$  = 5V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.13, with input filter.



### 14.2 DC Performance Curves

### 14.2.1 Efficiency




Figure 16: 18024x15401x efficiency.

# 14.2.2 Load Transients




Figure 17: 18024x15401x load transient  $V_{CC} = 5V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 13$ mA to 130mA.






Figure 18: 18024x15401x load transient  $V_{CC}$  = 5V,  $V_{OUT}$  = 3.3V,  $I_{OUT}$  = 13mA to 130mA.




Figure 19: 18024x15401x load transient  $V_{CC} = 3.3V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 7.5$ mA to 75mA.



# 14.2.3 Output Voltage Ripple




Figure 20: 18024x15401x output voltage ripple  $V_{CC} = 5V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 130$ mA.




Figure 21: 18024x15401x output voltage ripple  $V_{CC} = 5V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 130$ mA.






Figure 22: 18024x15401x output voltage ripple  $V_{CC} = 3.3V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 75mA$ .

### 14.2.4 Thermal Derating




Figure 23: 18024x15401x thermal derating, data rate  $\leq 1$ Mbps.






Figure 24: 18024015401x thermal derating, data rate = 100Mbps.




Figure 25: 18024115401x thermal derating, data rate = 100Mbps.






Figure 26: 18024215401x thermal derating, data rate = 100Mbps.

# 14.2.5 Propagation Delay vs. Ambient Temperature




Figure 27: 18024x15401x propagation delay  $5V_{CC}$  to  $5V_{OUT}$  with  $C_{LOAD} = 15pF$ .






Figure 28: 18024x15401x propagation delay  $5V_{CC}$  to  $3.3V_{OUT}$  with  $C_{LOAD} = 15pF$ .




Figure 29: 18024x15401x propagation delay  $3.3V_{CC}$  to  $3.3V_{OUT}$ .



# 14.2.6 Quiescent Current vs. Ambient Temperature




Figure 30: 18024015401L quiescent current, channel inputs set to either high or low.




Figure 31: 18024115401L quiescent current, channel inputs set to either high or low.






Figure 32: 18024215401L quiescent current, channel inputs set to either high or low.



# 14.2.7 Supply Current vs. Ambient Temperature




Figure 33: 18024015401x supply current vs. ambient temperature  $V_{CC} = 5V$ ,  $V_{OUT} = 5V$ .




Figure 34: 18024015401x supply current vs. ambient temperature  $V_{CC} = 5V$ ,  $V_{OUT} = 3.3V$ .






Figure 35: 18024015401x supply current vs. ambient temperature  $V_{CC}$  = 3.3V,  $V_{OUT}$  = 3.3V.



# 14.2.8 Supply Current vs. Data Rate




Figure 36: 18024015401x supply current vs. data rate.




Figure 37: 18024115401x supply current vs. data rate.






Figure 38: 18024215401x supply current vs. data rate.



# 14.2.9 High and Low Voltage Levels vs. Output Current




Figure 39: 18024x15401x high-level output voltage vs. high-level output current.




Figure 40: 18024x15401x low-level output voltage vs. low-level output current.



## 15 TRUTH TABLE

Table 15: Truth table.

V <sub>cc</sub>	Input V <sub>INX</sub>	Output V <sub>OUTX</sub>	Operation	
	Н	Н	Normal operation mode:	
	L	L	The channel output follows the logic state of its input	
≥ 3.15V	Open	Default	Default mode: When input V <sub>INX</sub> is open, the corresponding channel output goes to its default logic state.	
≤ 2.0V	Х	Undetermined	If the V <sub>CC</sub> is unpowered, the channel output is undetermined	

Notes: X = Don't care; H = High level; L = Low level. The outputs are in undetermined state when  $V_{CC} < 2.0V$ 

### 16 IO DESCRIPTION

Table 16: IO schematics.




Figure 41: Default high channel input internal structure.




Figure 42: Default low channel input internal structure.




Figure 43: Channel output internal structure.



## 17 TEST SCHEMATICS




Figure 44: Propagation delay test schematic.




Figure 45: CMTI test schematic.

Note:  $C_{LX}$  = 15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .



#### 18 BLOCK DIAGRAM




Figure 46: 18024015401x block diagram.

#### 19 CIRCUIT DESCRIPTION

The WPME-CDIP digital isolator with integrated power consists of four capacitive isolated digital channels that are powered internally by an integrated dc-dc power module. The power module integrates primary and secondary side controllers, primary and secondary full bridges and a very high frequency transformer. The WPME-CDIP integrates the isolation capacitors in addition to the modulators and demodulators needed to construct the four isolated channels.

The output voltage of the integrated power module ( $V_{OUT}$ ) is regulated through pulse frequency modulation (PFM). The output voltage is compared to an internal secondary side reference. When the output voltage is higher than the reference value, the primary and secondary switches are disabled. When the output voltage is lower than the internal reference with hysteresis, the comparator produces a high output signal, which enables the pulses on both the primary and secondary sides. The pulses are of a fixed frequency of around 13MHz with 50% duty cycle. The comparator signal is transferred to the primary side through an additional isolated channel. This channel is not accessible from the outside of the module. The SEL pin is used to choose between two different fixed output voltages, 3.3V or 5V. The integrated power module integrates soft start, undervoltage lockout, short-circuit protection, overcurrent protection and thermal shutdown protection features. The integrated power module only requires external input and output capacitors for functionality.

The isolation channels are realized using on/off key (OOK) modulation to transmit high or low speed signals through silicon dioxide isolation barriers. The on-chip oscillator is used to modulate the schmitt-triggered input signal. The modulator generates a differential signal that is transmitted through the capacitive isolation lines. The demodulator is located on the output side of the signal channel and used to amplify, filter and reconstruct the input signal with minimum propagation delay and distortion. Finally, the output of the demodulator is given to the output through buffer to improve the driving strength.



### **20 PROTECTION FEATURES**

#### 20.1 Soft-Start

When the input voltage applied at the primary side of the dc-dc power module reaches the UVLO rising threshold (typ. 2.75V) the primary controller starts to operate and send pulses to the primary side full bridge. The output voltage starts to rise through charging of the output capacitor through the body diodes of the secondary side bridge rectifier. When the output voltage reaches the UVLO rising threshold (typ. 2.75V) the secondary side controller starts to give pulses to the secondary side bridge rectifier and the output voltage tracks the linear internal reference to achieve a soft-start time of 1ms. When the output voltage gets close to the desired set point the soft-start mode is over and the output voltage is kept in regulation by the normal voltage reference on the secondary side controller.




Figure 47: 18024x15401x soft-start.

### 20.2 Overcurrent Protection (OCP)

The overcurrent protection feature is realized through the resistance of the primary and secondary switches and windings. If the output current increases above certain limit the output voltage starts to drop and to limit the power losses within the converter. When the output voltage continues to drop to the short-circuit protection limit the hiccup mode kicks in as described before.




Figure 48: 18024x15401x overcurrent protection.

Data Sheet Version 1.1 © November 2023



### 20.3 Short-Circuit Protection (SCP)

The integrated power module implements short-circuit protection feature through hiccup operation. The output voltage is continuously monitored and when it drops below a certain threshold, the PFM controller stops switching for 4ms. After the 4ms time period is finished the controller soft-starts the converter again. If the output voltage reaches the desired value within the soft-start design value of 1ms that means the short-circuit is removed and the converter continues its normal operation. If the output voltage cannot reach the desired value within 1ms the converter goes again into hiccup mode.




Figure 49: 18024x15401x short-circuit protection.

## 20.4 Input/Output Undervoltage Lockout (UVLO)

The device incorporates input and output undervoltage lockout (UVLO) to protect from unexpected behavior at input voltages below the recommended values. Beyond this value the gating pulses for the secondary and primary side full bridges are inhibited. The thresholds of the UVLO are indicated in the ELECTRICAL SPECIFICATIONS.




Figure 50: 18024x15401x input/output undervoltage lockout.

## **Digital Isolator**

WPME-CDIP - Capacitive Digital Isolator Powered



### 20.5 Overtemperature Protection (OTP)


Thermal protection helps prevent catastrophic failures due to accidental device overheating. The junction temperature of the power module should not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal thermal shutdown circuit, which activates when the junction temperature reaches 180°C (typ). Under the thermal shutdown condition the primary side controller prohibits the gating pulses of the primary side full bridge, causing the output voltage to drop. When the junction temperature falls below 140°C (typ) the internal soft-start is released, V<sub>OUT</sub> rises smoothly, and normal operation resumes.



#### 21 DESIGN EXAMPLE

The design example shows a possible solution for an input voltage range of 3.15V to 5.5V to 5V or 3.3V and with a max. P<sub>OUT</sub> of 0.65W. All of the necessary components to fullfill the requirements of the CISPR 32 EMI conducted- and radiated-emissions tests are included in the design example. It passes the conducted emissions class B with 0.8m input- and 1m output lines and passes the radiated emissions class B in a FAR at 3m measurement distance with 0.8m horizontal, 0.8m vertical input- and 1m horizontal output lines. In the final application filter components may be omitted depending on the requirements.

#### 21.1 Layout



The layout above has been evaluated to provide the optimal performance in terms of signal performance, transient response, efficiency, output ripple and EMI. The design footprint can be reduced but only at the expense of performance in these parameters. The following recommendations should be followed when designing the layout:

- 1. Signal traces should be impedance matched to  $50\Omega$ , especially if the trace length exceeds  $\lambda*1/16$ .
- 2. A reference GND should always be placed below any signal traces.
- 3. The input and output capacitors should be placed as close to the VCC and VOUT pins as possible.
- 4. The filter components should be placed as far from the device as possible.
- 5. Any feature traces, such as SEL, should be routed between layers 2 and 4 to avoid interrupting signal references.
- 6. Avoid sharp corners when routing signal traces.



## 21.2 Schematic




Figure 51: 18024x15401x design example schematic.

## 21.3 Bill of Materials

Table 17: 18024x15401x design example bill of materials.

DESIGNATOR	DESCRIPTION	FUNCTION	QUANTITY	ORDER CODE	MANUFACTURER
U1	Digital Isolator	Digital Isolator	1	18024x15401x	WE
L1	Filter inductor, 4.7µH, PD2 family, I <sub>SAT</sub> = 2.46A, I <sub>R</sub> = 1.82A	Input Filter	1	744773047	WE
C1, C2, C3, C4	Ceramic chip capacitor 10µF/15V X7R, 1210	Input and Output Filter	1	885012209014	WE



### 22 TYPICAL APPLICATION

The figure below depicts a typical application for a digital isolator used in serial port interface (SPI) communication between a microcontroller and analog to digital converter (ADC). The digital isolator has an integrated power module which can be used to power the ADC.




Figure 52: Typical application: SPI bus.

The 18024115401H and 18024115401L are shown in the above diagram in a conventional SPI implementation. The channel configuration allows for appropriate isolation and communication between the controller and peripheral.



### 23 HANDLING RECOMMENDATIONS

- 1. The digital isolator is classified as MSL3 (JEDEC Moisture Sensitivity Level 3) and requires special handling due to moisture sensitivity (JEDEC J-STD033D).
- 2. The parts are delivered in a sealed bag (Moisture Barrier Bag = MBB) and should be processed within one year.
- 3. When opening the moisture barrier bag, check the Humidity Indicator Card (HIC) for the color status. Bake parts prior to soldering in case indicator color has changed according to the notes on the card.
- 4. Parts must be processed after 168 hour (7 days) of floor life. Once this time has been exceeded, bake parts prior to soldering per JEDEC J-STD033D recommendation.
- 5. Maximum number of soldering cycles is two.
- 6. For minimum risk, solder the device in the last solder cycle of the PCB production.
- 7. The component lead material is copper (Cu) and the lead finish is Matte Tin (Matte Sn).
- 8. For solder paste use a standard SAC Alloy such as SAC 305, type 3 or higher.
- 9. The profile below is valid for convection reflow only.
- 10. Other soldering methods (e.g. vapor phase) are not verified and have to be validated by the customer at their own risk.

# 23.1 Soldering Profile

Table 18: Reflow solder profile.

Profile Feature	Symbol	Value
Preheat temperature minimum	T <sub>s_min</sub>	150°C
Preheat temperature maximum	$T_{s\_max}$	200°C
Preheat time from $T_{s\_min}$ to $T_{s\_max}$	t <sub>s</sub>	60-120 seconds
Liquidous temperature	T <sub>L</sub>	217°C
Time maintained above T <sub>L</sub>	t <sub>L</sub>	60-90 seconds
Classification temperature	T <sub>C</sub>	260°C
Peak package body temperature	T <sub>P</sub>	$T_P \leq T_C$
Time within T <sub>C</sub> - 5°C and T <sub>C</sub>	t₽	$t_P \leq 30  seconds$
Ramp-up Rate (T <sub>L</sub> to T <sub>p</sub> )		3°C/second maximum
Ramp-down rate (T <sub>p</sub> to T <sub>L</sub> )		6°C/second maximum
Time 25°C to peak temperature		8 minutes maximum

Please refer to JEDEC J-STD020 for further information pertaining to reflow soldering of electronic components.




Figure 53: Soldering profile.

© November 2023



## 24 PHYSICAL DIMENSIONS

### 24.1 Component




Figure 54: Component dimensions. All dimensions in mm Tolerance: xx.x =  $\pm 0.5$ mm; xx.xx =  $\pm 0.25$ mm unless otherwise noted



# 24.2 Recommended Landpattern





Figure 55: Recommended landpattern dimensions.



# 24.3 Packaging

### Reel in mm






Figure 56: Reel dimensions.


Table 19: Reel dimensions.

Α	В	С	D	N	W1	W2	W3	W3
±2.00	min.	min.	min.	min.	+2.00	max.	min.	max.
330.00	1.50	12.80	20.20	60.00	16.40	22.40	15.90	19.40

Reel material is polystyrene.



# Tape in mm






Figure 57: Tape dimensions.

Table 20: Tape dimensions part 1.

AO	ВО	DO	D1	E1	E2	F	PO	P1	P2	W
typ.	typ.	min.	±0.10	min.	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10
10.90	10.70	1.50	1.50	1.75	14.25	7.50	4.00	12.00	2.00	16.00

Table 21: Tape dimensions part 2.

КО	T	T1	T2
typ.	typ.	ref.	typ.
3.2	0.35	0.1	3.4

Tape material is polystyrene.

# **Digital Isolator**

**WPME-CDIP** - Capacitive Digital Isolator Powered



# **25 DOCUMENT HISTORY**

Table 22: Document history.

	Revision	Date	Description	Comment
Ī	1.0	October 2023	Initial release of data sheet	
	1.1	November 2023	Updated design example layout	

Data Sheet Version 1.1 www.we-online.com/digitalisolators

49

# **Digital Isolator**

**WPME-CDIP** - Capacitive Digital Isolator Powered



# **26 LIST OF FIGURES**

1	Pinout	4
2	Marking	4
3	Dielectric test setup.	13
4	18024015401H radiated EMI	15
5	18024015401H conducted EMI	15
6	18024015401L radiated EMI	16
7	18024015401L conducted EMI	16
8	18024115401H radiated EMI	17
9	18024115401H conducted EMI	17
10	18024115401L radiated EMI	18
11	18024115401L conducted EMI	18
12	18024215401H radiated EMI	19
13	18024215401H conducted EMI	
14	18024215401L radiated EMI	
15	18024215401L conducted EMI	
16	Efficiency.	
17	Load transient $V_{CC} = 5V$ , $V_{OUT} = 5V$ , $I_{OUT} = 13mA$ to $130mA$	
18	Load transient $V_{CC} = 5V$ , $V_{OUT} = 3.3V$ , $I_{OUT} = 13\text{mA}$ to 130mA	
19	Load transient $V_{CC} = 3.9$ , $V_{OUT} = 3.3V$ , $I_{OUT} = 7.5$ mA to 75mA	
20	Output voltage ripple $V_{CC} = 5V$ , $V_{OUT} = 5V$ , $I_{OUT} = 130 \text{mA}$	
21	Output voltage ripple $V_{CC} = 5V$ , $V_{OUT} = 3.3V$ , $I_{OUT} = 130 \text{mA}$	
22	Output voltage ripple $V_{CC} = 3.3V$ , $V_{OUT} = 3.3V$ , $I_{OUT} = 75$ mA	
23	Thermal derating, data rate < 1Mbps.	
24	18024015401x thermal derating, data rate = 100Mbps	
25	18024115401x thermal derating, data rate = 100Mbps	
26	18024215401x thermal derating, data rate = 100Mbps	
27	Propagation delay $5V_{CC}$ to $5V_{OUT}$ with $C_{LOAD} = 15pF$	
28	Propagation delay $5V_{CC}$ to $3.3V_{OUT}$ with $C_{LOAD} = 15pF$	
29	Propagation delay 3.3V <sub>CC</sub> to 3.3V <sub>OUT</sub>	
30	18024015401L quiescent current, channel inputs set to either high or low	28
31	18024115401Lquiescent current, channel inputs set to either high or low.	28
32	18024215401L quiescent current, channel inputs set to either high or low	29
33	Supply current vs. ambient temperature V <sub>CC</sub> = 5V, V <sub>OUT</sub> = 5V	30
34	Supply current vs. ambient temperature $V_{CC} = 5V$ , $V_{OUT} = 3.3V$	30
35	Supply current vs. ambient temperature $V_{CC} = 3.3V$ , $V_{OUT} = 3.3V$	
36	Supply current vs. data rate	
37	Supply current vs. data rate	
38	Supply current vs. data rate	
39	High-level output voltage vs. high-level output current.	
40	Low-level output voltage vs. low-level output current	
41	Default high channel input internal structure.	
42	Default low channel input internal structure.	
43	Channel output internal structure.	
44	·	
45	Dronagation delay test schematic	36
	Propagation delay test schematic.	
	CMTI test schematic	36
46	CMTI test schematic	36 37
46 47	CMTI test schematic.  Block diagram.  Soft-start.	36 37 38
46 47 48	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.	36 37 38 38
46 47 48 49	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.	36 37 38 38 39
46 47 48 49 50	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.  Input/Output Undervoltage Lockout.	36 37 38 38 39 39
46 47 48 49 50 51	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.  Input/Output Undervoltage Lockout.  Design example schematic.	36 37 38 38 39 39 42
46 47 48 49 50 51 52	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.  Input/Output Undervoltage Lockout.  Design example schematic.  Typical application.	36 37 38 38 39 39 42 43
46 47 48 49 50 51 52 53	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.  Input/Output Undervoltage Lockout.  Design example schematic.  Typical application.  Soldering profile.	36 37 38 39 39 42 43 44
46 47 48 49 50 51 52 53	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.  Input/Output Undervoltage Lockout.  Design example schematic.  Typical application.  Soldering profile.  Component dimensions.	36 37 38 39 39 42 43 44 45
46 47 48 49 50 51 52 53	CMTI test schematic.  Block diagram.  Soft-start.  Overcurrent protection.  Short-circuit protection.  Input/Output Undervoltage Lockout.  Design example schematic.  Typical application.  Soldering profile.	36 37 38 39 39 42 43 44 45 46

# **Digital Isolator**

**WPME-CDIP** - Capacitive Digital Isolator Powered



# **Digital Isolator**

**WPME-CDIP** - Capacitive Digital Isolator Powered



## **27 LIST OF TABLES**

1	Marking description	7
2	Pin description.	4
3	Ordering information	_
4	Absolute maximum ratings	$\epsilon$
5	Operating conditions	$\epsilon$
6	Thermal specifications	$\epsilon$
7	Electrical specifications part 1	7
8	Electrical specifications part 2	ξ
9	Electrical specifications part 3	Ċ
10	Electrical specifications part 4	(
11	Isolation specification table	-
12	Approvals	2
13	RoHS, REACh	2
14	Package specifications	2
15	Truth table	_
16	IO schematics	_
17	Design example bill of materials	2
18	Reflow solder profile	
19	Reel dimensions	7
20	Tape dimensions part 1	٤
21	Tape dimensions part 2	ξ
22	Document history 4	c



## **28 CAUTIONS AND WARNINGS**

The following conditions apply to all goods within the product series of digital isolators of Würth Elektronik eiSos GmbH & Co. KG:

### General:

- All recommendations according to the general technical specifications of the datasheet have to be complied with.
- The usage and operation of the product within ambient conditions which probably alloy or harm the component surface has to be avoided.
- The responsibility for the applicability of customer specific products and use in a particular customer design is always within the authority of the customer. All technical specifications for standard products do also apply for customer specific products
- Residual washing varnish agent that is used during the production to clean the application might change the characteristics of the body, pins or termination. The washing varnish agent could have a negative effect on the long term function of the product. Direct mechanical impact to the product shall be prevented as the material of the body, pins or termination could flake or in the worst case it could break. As these devices are sensitive to electrostatic discharge customer shall follow proper IC Handling Procedures.
- Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Würth Elektronik eiSos GmbH & Co. KG components in its applications, notwithstanding any applications-related information or support that may be provided by Würth Elektronik eiSos GmbH & Co. KG.
- Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences lessen the likelihood of failures that might cause harm and take appropriate remedial actions
- Customer will fully indemnify Würth Elektronik eiSos and its representatives against any damages arising out of the use
  of any Würth Elektronik eiSos GmbH & Co. KG components in safety-critical applications

#### **Product specific:**

Follow all instructions mentioned in the datasheet, especially:

- The solder profile has to comply with the technical reflow or wave soldering specification, otherwise this will void the warranty.
- All products are supposed to be used before the end of the period of 12 months based on the product date-code.
- Violation of the technical product specifications such as exceeding the absolute maximum ratings will void the warranty.
- It is also recommended to return the body to the original moisture proof bag and reseal the moisture proof bag again.
- ESD prevention methods need to be followed for manual handling and processing by machinery.

#### Disclaimer:

This electronic component has been designed and developed for usage in general electronic equipment only. This product is not authorized for use in equipment where a higher safety standard and reliability standard is especially required or where a failure of the product is reasonably expected to cause severe personal injury or death, unless the parties have executed an agreement specifically governing such use. Moreover Würth Elektronik eiSos GmbH & Co. KG products are neither designed nor intended for use in areas such as military, aerospace, aviation, nuclear control, submarine, transportation (automotive control, train control, ship control), transportation signal, disaster prevention, medical, public information network etc. Würth Elektronik eiSos GmbH & Co. KG must be informed about the intent of such usage before the design-in stage. In addition, sufficient reliability evaluation checks for safety must be performed on every electronic component which is used in electrical circuits that require high safety and reliability functions or performance. These cautions and warnings comply with the state of the scientific and technical knowledge and are believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies or incompleteness.

Data Sheet Version 1.1 © November 2023



#### 29 IMPORTANT NOTES

### **General Customer Responsibility**

Some goods within the product range of Würth Elektronik eiSos GmbH & Co. KG contain statements regarding general suitability for certain application areas. These statements about suitability are based on our knowledge and experience of typical requirements concerning the areas, serve as general guidance and cannot be estimated as binding statements about the suitability for a customer application. The responsibility for the applicability and use in a particular customer design is always solely within the authority of the customer. Due to this fact it is up to the customer to evaluate, where appropriate to investigate and decide whether the device with the specific product characteristics described in the product specification is valid and suitable for the respective customer application or not. Accordingly, the customer is cautioned to verify that the datasheet is current before placing orders.

#### Customer Responsibility Related to Specific, in Particular Safety-Relevant, Applications

It has to be clearly pointed out that the possibility of a malfunction of electronic components or failure before the end of the usual lifetime cannot be completely eliminated in the current state of the art, even if the products are operated within the range of the specifications. In certain customer applications requiring a very high level of safety and especially in customer applications in which the malfunction or failure of an electronic component could endanger human life or health it must be ensured by most advanced technological aid of suitable design of the customer application that no injury or damage is caused to third parties in the event of malfunction or failure of an electronic component.

#### **Best Care and Attention**

Any product-specific notes, warnings and cautions must be strictly observed. Any disregard will result in the loss of warranty.

### **Customer Support for Product Specifications**

Some products within the product range may contain substances which are subject to restrictions in certain jurisdictions in order to serve specific technical requirements. Necessary information is available on request. In this case the field sales engineer or the internal sales person in charge should be contacted who will be happy to support in this matter.

#### **Product R&D**

Due to constant product improvement product specifications may change from time to time. As a standard reporting procedure of the Product Change Notification (PCN) according to the JEDEC-Standard we inform about minor and major changes. In case of further queries regarding the PCN, the field sales engineer or the internal sales person in charge should be contacted. The basic responsibility of the customer as per Section 1 and 2 remains unaffected.

### **Product Life Cycle**

Due to technical progress and economical evaluation we also reserve the right to discontinue production and delivery of products. As a standard reporting procedure of the Product Termination Notification (PTN) according to the JEDEC Standard we will inform at an early stage about inevitable product discontinuance. According to this we cannot guarantee that all products within our product range will always be available. Therefore it needs to be verified with the field sales engineer or the internal sales person in charge about the current product availability expectancy before or when the product for application design-in disposal is considered. The approach named above does not apply in the case of individual agreements deviating from the foregoing for customer-specific products.

### **Property Rights**

All the rights for contractual products produced by Würth Elektronik eiSos GmbH & Co. KG on the basis of ideas, development contracts as well as models or templates that are subject to copyright, patent or commercial protection supplied to the customer will remain with Würth Elektronik eiSos GmbH & Co. KG. Würth Elektronik eiSos GmbH & Co. KG does not warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, application, or process in which Würth Elektronik eiSos GmbH & Co. KG components or services are used.

#### **General Terms and Conditions**

Unless otherwise agreed in individual contracts, all orders are subject to the current version of the "General Terms and Conditions of Würth Elektronik eiSos Group", last version available at www.we-online.com.

Data Sheet Version 1.1 © November 2023