

MAX38911/MAX38912

General Description

The MAX38911/MAX38912 are low-noise, high-PSRR PMOS linear regulators that deliver up to 500mA load current with only $11\mu V_{RMS}$ of output noise from 10Hz to 100kHz.

The regulators are fully protected from damage by internal circuitry that provides programmable inrush current limiting, output overcurrent limiting, reverse current limiting, and thermal overload protection. MAX38911/MAX38912 has 800Ω active discharge feature to quickly discharge output capacitors.

The MAX38911 is available in WLP and TDFN packages and are default factory preprogrammed to an output voltage of 1.8V. Custom fixed-output voltage levels in the range of 0.8V to 5.0V in 50mV steps are also available, see *Ordering Information*.

MAX38912 provides enhanced flexibility with adjustable output voltage in the range of 0.8V to 5.0V by using two external feedback resistors.

The MAX38911ANT is packaged in a 1.42mm \times 0.83mm, 3 \times 2, 6-bump, 0.4mm pitch WLP, while the MAX38911ATA and MAX38912ATA are packaged in an 8-pin, 2mm \times 2mm TDFN.

Applications


- Mobile Phones
- Digital Camera and Audio Devices
- Portable and Battery-Powered Equipment
- High-Performance Sensors for Portable Applications
- IOT Sensors
- Imaging and High-Frequency Sensors

Benefits and Features

- Delivers Wide, Flexible Operating Range
 - 1.7V to 5.5V Input Supply Range
 - 0.8V to 5.0V Output Voltage Range
 - 500mA Maximum Output Current
 - 24.3mV Dropout at 500mA Load and 5.0V Input Voltage
 - 19.2µA No-Load Supply Current in Low-Power Mode
 - 332µA Supply Current in Normal Mode
 - <1µA Shutdown Supply Current
- Reduces Noise and Improves Accuracy
 - 11µV_{RMS} Output Noise, 10Hz to 100kHz
 - 70dB PSRR at 10kHz, 250mA Load Current, and 300mV Input and Output Voltage Separation
 - ±1% DC Accuracy overload, Line, and Temperature Variations
- Enables Ease-of-Use and Robust Protection
 - Active Discharge of 800Ω at OUT
 - Stable with 2µF (Minimum Effective) Output Capacitance
 - · Programmable Soft-Start Rate
 - Overcurrent and Overtemperature Protection
 - Reverse-Current Protection
 - Power-OK Output
- Reduces Size and Improves Reliability
 - 1.42mm x 0.83mm, 3 x 2, 6-Bump, 0.4mm Pitch WLP
 - 2mm x 2mm, 8-Pin TDFN Package
 - -40°C to +125°C Operating Temperature

Ordering Information appears at end of data sheet

Application Diagram



19-100886; Rev 3; 7/24

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Application Diagram	1
Absolute Maximum Ratings	3
Package Information	3
Electrical Characteristics	3
Typical Operating Characteristics	6
Pin Configurations	9
Pin Descriptions	10
Typical Application Circuits	11
Simplified Block Diagram	12
Detailed Description	13
Modes of Operation	13
Low-Power Mode of Operation	13
High-Power Mode of Operation	13
MODE Transition	13
Enable (EN)	14
Bypass (BYP)	14
Power-OK (POK)	15
Protection	16
Active Discharge	16
Undervoltage Lockout (UVLO)	16
Output Voltage Configuration	16
MAX38911 Output Voltage Configuration	16
Application Information	17
Input and Output Capacitors	17
Thermal Consideration	17

Absolute Maximum Ratings

IN, OUT, EN, FB, OUTS to GND0.3V to 6V	Operating Junction Temperature Range40°C to +125°C
MODE, BYP, POK to GND0.3V to 6V	Maximum Junction Temperature+150°C
Output Short-Circuit DurationContinuous	Storage Temperature Range65°C to +150°C
Continuous Power Dissipation (T _A = +70°C)	Lead Temperature (Soldering, 10s)+300°C
WLP (derate 10.51mW/°C above +70°C) 840mW	Soldering Temperature (Reflow)+260°C
TDFN (derate 11.7mW/°C above +70°C) 937.9mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

WLP

Package Code	N60P1+1		
Outline Number	<u>21-100458</u>		
Land Pattern Number	Refer to Application Note 1891		
Thermal Resistance, Four-Layer Board			
Junction to Ambient (θ _{JA})	95.15°C/W		
Junction to Case (θ _{JC})	N/A		

TDFN

Package Code	T822+3C			
Outline Number	<u>21-0168</u>			
Land Pattern Number	<u>90-0065</u>			
Thermal Resistance, Four-Layer Board				
Junction to Ambient (θ _{JA})	85.3°C/W			
Junction to Case (θ_{JC})	8.9°C/W			

For the latest package outline information and land patterns (footprints), go to <u>Package Index</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>Thermal Characterization of IC Packages</u>.

Electrical Characteristics

 $(V_{IN}=3.6V, V_{OUT}=1.8V, T_{J}=-40^{\circ}C \text{ to } +125^{\circ}C, C_{BYP}=10 \text{nF}, C_{IN}=4.7 \mu\text{F}, C_{OUT}=4.7 \mu\text{F}, MODE=HIGH, unless mentioned otherwise,} \\ Typical values are at T_{J}=+25^{\circ}C, unless otherwise specified, see <u>Note 1</u>)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range	V _{IN}	Guaranteed by output accuracy VOUT < VIN - VDO	1.7		5.5	V
Input Undervoltage Lockout	V _{UVLO}	V _{IN} rising, 100mV hysteresis	1.5	1.6	1.7	V
Output Voltage Range (MAX38911)	V _{OUT}	Output voltage preprogrammed	0.8		5.0	V
Output Voltage Range (MAX38912)	V _{OUT}	Guaranteed by output accuracy, programmed using external resistor-divider	0.8		5.0	V

 $(V_{IN} = 3.6V, V_{OUT} = 1.8V, T_J = -40^{\circ}C$ to +125 $^{\circ}C, C_{BYP} = 10$ nF, $C_{IN} = 4.7\mu$ F, $C_{OUT} = 4.7\mu$ F, MODE = HIGH, unless mentioned otherwise, Typical values are at $T_J = +25^{\circ}C$, unless otherwise specified, see <u>Note 1</u>)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS	
Output Accuracy (MAX38911 only)		MODE = HIGH, I _{OU} 500mA, V _{IN} from V V _{IN} > 1.7V	_{JT} from 0.1mA to _{OUT} + 0.3V to 5.5V,	-1		+1		
	ACC	MODE = LOW, I_{OUT} from 0.1mA to 20mA, V_{IN} from V_{OUT} + 0.3V to 5.5V, V_{IN} > 1.7V		-1		+1	- %	
Feedback (FB) Accuracy	V _{FB}	MODE = HIGH, I_{OUT} from 0.1mA to 500mA, V_{IN} from V_{OUT} + 0.3V to 5.5V, V_{IN} > 1.7V		0.594	0.6	0.606		
(MAX38912 only)	15	MODE = LOW, I_{OU} 20mA, V_{IN} from V_{O} $V_{IN} > 1.7V$	•	0.594	0.6	0.606	V	
Output Capacitance	C _{OUT}	Effective capacitane	ce required for stability	2	4.7		μF	
	I _{SD}	V _{EN} = 0V	$T_J = +25^{\circ}C$ $T_J = +125^{\circ}C$		0.01	1		
Input Supply Current		EN = HIGH, MODE	= HIGH, I _{OUT} = 0mA		1.6 332	750	μA	
	IQ		= LOW, I _{OUT} = 0mA		19.2	50	-	
Line Regulation	ACCLINE_REG	V _{IN} from 3.6V to 5.5V, I _{OUT} = 500mA, V _{OUT} = 3.3V			0.068		%/V	
Load Regulation	ACCLOAD_REG	I _{OUT} from 0.1mA to 500mA, V _{IN} = V _{OUT} + 0.3V			0.078		%	
Load Transient		I_{OUT} = 50mA to 500mA or 500mA to 50mA, t_{RISE} = t_{FALL} = 1 μ s			48		mV	
Line Transient		V_{IN} = 2.1V to 2.5V to 2.1V, I_{OUT} = 500mA, t_{RISE} = t_{FALL} = 5 μ s			5		mV	
Output Transient at MODE Transition		MODE rising or fall	ing, I _{OUT} = 1mA		20.5		mV	
MODE Transition Time		MODE from LOW to I _{OUT} = 500mA	o HIGH to		50		μs	
		., .,	f = 1kHz		80			
		$V_{IN} = 2.1V,$ $V_{OUT} = 1.8V,$	f = 10kHz		76			
		I _{OUT} = 100mA	f = 100kHz		60			
Power-Supply Rejection	5055		f = 1MHz		46		dB	
Ratio	PSRR		f = 1kHz		80			
		$V_{IN} = 3.6V,$	f = 10kHz		78		1	
		$V_{OUT} = 3.3V$, $I_{OUT} = 100$ mA	f = 100kHz		60		1	
		001	f = 1MHz		44		1	
Active Discharge Resistance	Rdis	V _{EN} = 0V			800		Ω	
Output Noise		V _{IN} = 2.1V, I _{OUT} = 100mA, 10Hz to 100kHz	C _{BYP} = 47nF		11.1		μV _{RMS}	
Dropout Voltage		I _{OUT} = 500mA,	V _{IN} = 5.0V		24.3			
(MAX38911 WLP)	(MAX38911 WLP) V _{DO}	when MODE =	V _{IN} = 3.6V		36	100	mV	
(<u>Note 2</u>)		HIGH V _{IN} = 2.0V			58	120		

 $(V_{IN} = 3.6V, V_{OUT} = 1.8V, T_J = -40^{\circ}C$ to $+125^{\circ}C, C_{BYP} = 10$ nF, $C_{IN} = 4.7\mu$ F, $C_{OUT} = 4.7\mu$ F, MODE = HIGH, unless mentioned otherwise, Typical values are at $T_J = +25^{\circ}C$, unless otherwise specified, see <u>Note 1</u>)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
			V _{IN} = 1.7V		83	165		
Dropout Voltage		I _{OUT} = 500mA, when MODE =	V _{IN} = 3.6V		50	100	mV	
(MAX38911 TDFN, MAX38912)	V_{DO}		V _{IN} = 2.0V		70	200		
(<u>Note 2</u>)		HIGH	V _{IN} = 1.7V		100	300		
Dropout Voltage		I _{OUT} = 20mA,	V _{IN} = 3.6V		25	50		
(MAX38911, MAX38912)	V_{DO}	when MODE =	V _{IN} = 2.0V		48	100	mV	
(Note 2)		LOW	V _{IN} = 1.7V		75	150		
Maximum Current Limit	I _{LIM}	MODE = HIGH, V _{OU} V _{NOMINAL} , V _{OUT_NO} V _{IN} - V _{OUT} = 500m ^N	OMINAL = 1.8V,	600	700	800	mA	
		MODE = LOW, V _{OU}		22				
BYP Capacitor Range	C _{BYP}		·····	0.001		0.1	μF	
BYP Soft-Start Current		From BYP to GND d	•		50		μΑ	
EN/MODE Input Threshold	ViH	V _{IN} from 1.7V to 5.5V	V _{EN} and V _{MODE} rising		0.8	1.2	V	
	V _{IL}	V _{IN} from 1.7V to 5.5V	V _{EN} and V _{MODE} falling	0.4	0.7		V	
EN/MODE Input	I _{EN_LK} ,	V _{EN} and V _{MODE}	T _J = +25°C	-1	0.001	1		
Leakage Current	IMODE_LK	from 0 to 5.5V	T _J = +125°C		0.01		μΑ	
POK Threshold		V _{OUT} when POK	V _{OUT} rising	88	91	94		
(MAX38911 TDFN, MAX38912)		switches	V _{OUT} falling		88		%	
POK Voltage Low (MAX38911 TDFN, MAX38912)	V _{OL}	I _{POK} = 1mA			10	100	mV	
POK Leakage Current		\/ = F F\/	T _J = +25°C	-0.1	0.001	0.1		
(MAX38911 TDFN, MAX38912)	IPOK_LK	V _{POK} = 5.5V	T _J = +125°C		0.01		μΑ	
IN Reverse Current		V _{OUT} = 3.6V, when	MODE = HIGH		200			
Threshold		V _{IN} falls to 0V	MODE = LOW		10		mA	
Thermal Shutdown		T _J when output	T _J rising		165		• • • • • • • • • • • • • • • • • • • •	
Threshold		turns on/off	T _J falling		150		°C	


Note 1: Limits over the specified operating temperature and supply voltage range are guaranteed by design and characterization, and production tested at room temperature only.


Note 2: Dropout voltage is defined as $(V_{IN} - V_{OUT})$ when V_{OUT} is 95% of its nominal value.


Typical Operating Characteristics


 $(MAX38911, V_{IN} = 2.1V, V_{OUT} = 1.8V, T_{A} = +25^{\circ}C, C_{IN} = 4.7 \mu F, C_{OUT} = 4.7 \mu F, C_{BYP} = 10 nF, unless otherwise noted.)$




























 $(MAX38911, V_{IN} = 2.1V, V_{OUT} = 1.8V, T_{A} = +25^{\circ}C, C_{IN} = 4.7 \mu F, C_{OUT} = 4.7 \mu F, C_{BYP} = 10 nF, unless otherwise noted.)$

























 $(MAX38911, V_{IN} = 2.1V, V_{OUT} = 1.8V, T_{A} = +25^{\circ}C, C_{IN} = 4.7 \mu F, C_{OUT} = 4.7 \mu F, C_{BYP} = 10 nF, unless otherwise noted.)$




Pin Configurations

6 WLP




8 TDFN




Pin Descriptions

P	IN	NAME	FUNCTION
WLP	TDFN	NAME	FUNCTION
A1	1	IN	Regulator Supply Input Pin. Connect to voltage between 1.7V and 5.5V, and bypass with a 4.7µF capacitor from IN to GND.
A2	2	GND	Regulator Ground Pin. Bring IN and OUT bypass capacitor GND connections to this pin for best performance. Short the pin to EP in PCB layout in TDFN applications.
A3	3	EN	Enable Input Pin. Connect this pin to a logic signal to enable (V_{EN} high) or disable (V_{EN} low) the regulator output. Connect to IN to keep the output enabled whenever a valid supply voltage is present. When EN is pulled low or disabled, output is shorted to GND through a 800Ω active discharge circuit.
В3	4	MODE	Mode-Select Pin. Connect this pin to a logic-high signal if normal operation is desired, and connect it to a logic-low signal if low-power operation is desired. When MODE is high, maximum output load current when LDO is in regulation is 500mA, and when MODE is low, maximum output load current is 20mA.
_	5	POK	Power-OK Output Pin. Connect a pullup resistor from this pin to a supply to create a signal that goes high after the regulator output has reached its regulation voltage.
_	6	FB/OUTS	MAX38911: Output Voltage Sense Input. Connect to the load at a point where accurate regulation is required to eliminate voltage drops. MAX38912: Feedback Input Pin. Connect a resistor-divider string from OUT to GND with the midpoint tied to this pin to set the output voltage. In a typical application circuit, VOUT = 0.6V x (1 + RFBTOP/RFBBOT).
B2	7	BYP	Bypass Capacitor Input Pin. Connect a 0.001µF to 0.1µF capacitor between OUT and BYP to reduce output noise and set the regulator soft-start rate.
B1	8	OUT	Regulator Output Pin. Sources up to 500mA when MODE = HIGH and up to 20mA when MODE = LOW at the output regulation voltage. Bypass with a 4.7μ F (2μ F minimum effective capacitance), low-ESR (< 0.03Ω) capacitor to GND.
_	EP	EP	Exposed Pad. Connect the exposed pad to a ground plane with low thermal resistance to provide best heat sinking. Connected to GND internally.

Typical Application Circuits



Simplified Block Diagram



Detailed Description

The MAX38911/MAX38912 are low noise, high-PSRR PMOS linear regulators that deliver up to 500mA load current with only $11\mu V_{RMS}$ of output noise from 10Hz to 100kHz. These regulators maintain ±1% output accuracy over line, load, and temperature variations. These devices feature a low-power mode of operation where they maintain excellent regulation accuracy, consuming very low quiescent current from the supply. In low-power mode, the devices can deliver up to 20mA load current and have a no-load quiescent current of $19.2\mu A$.

These regulators support a wide input supply range from 1.7V up to 5.5V. The output voltage can be adjusted to a value in the range of 0.8V to 5.0V.

The MAX38911 is preconfigured to have a single output voltage in the range of 0.8V to 5.0V, while the output voltage on the MAX38912 can be adjusted to a value in the range of 0.8V to 5.0V by using two external feedback resistors.

The regulators are fully protected from damage by internal circuitry that provides programmable inrush current limiting, output over-current limiting, reverse current limiting, and thermal overload protection.

Modes of Operation

The MAX38911/MAX38912 feature low-power and high-power modes of operation. The modes are selected based on the state of the MODE pin. The device will always be in the high-power mode during startup regardless of the state of the MODE pin. Upon completion of the soft-start, the device will read the state of the MODE pin and adjust the mode of operation, if required.

Low-Power Mode of Operation

The MAX38911/MAX38912 enter low-power mode if the MODE pin is pulled low. In this mode, the device consumes 19.2µA of current and can source up to 20mA. Excellent regulation accuracy is maintained in the low-power mode.

High-Power Mode of Operation

The MAX38911/MAX38912 enter high-power mode if the MODE pin is pulled high. In this mode, the device consumes 332µA of current and can source up to 500mA.

MODE Transition

Transitioning from low-power mode to high-power mode will adjust the internal regulation point, resulting in a transient excursion at the output. The excursion is a function of load current and temperature, the maximum being at maximum load current in low-power mode (20mA) and at an elevated die temperature. In order to minimize output voltage transient excursion at the MODE transition, it is recommended to keep the load current at 1mA level or below. It will take 50µs of settling time prior to the host being able to apply the load current that is supported in high-power mode.

When the host is ready to place the device back into the low-power mode, it will reduce the load current to levels supported in low-power mode 80µs prior to driving the MODE pin low. Similarly, the MODE pin transition from high to low causes transient excursion at the output. The load current remains constant during the settling period, after which it can be adjusted.




Figure 1. MODE Transition

The MODE transition is illustrated in *Figure 1*. Different operating regions are:

- A The MODE transitions from low to high while the load current is kept in the low-power mode range. The output
 voltage goes up due to the mode transient and then starts to settle. The high-power mode current step can be applied
 after a 50µs time period elapses.
- B The high-power mode load step is applied after 50µs. The output voltage is recovering from the loading transient.
- C The device has fully recovered from the loading transient.
- D The host lowers the load current prior to MODE changes to the low-power mode. This creates an unloading transient event, after which the output voltage starts to settle. After 80µs of settling time, the host can transition the MODE pin to low.
- E The output voltage comes back to the target level.

Enable (EN)

The MAX38911/MAX38912 include an enable input (EN). Pull EN low to shut down the output. In shutdown mode, the device consumes 10nA of current from the input supply. Drive EN high to enable the output. If a separate shutdown signal is not available, connect EN to IN. When EN is pulled low, output is pulled to ground through a 800Ω active discharge circuit.

Bypass (BYP)

The capacitor that is connected from BYP to OUT filters the noise of the reference, feedback resistors, and regulator input stage, and it provides a high-speed feedback path for improved transient response. A 0.01µF capacitor rolls off input noise at around 32Hz. The slew rate of the output voltage during startup is also determined by the BYP capacitor. A 0.01µF capacitor sets the slew rate to 5V/ms. This startup rate results in a 23.5mA slew current drawn from the input at

startup to charge the $4.7\mu\text{F}$ output capacitance. The BYP capacitor value can be adjusted from $0.001\mu\text{F}$ to $0.1\mu\text{F}$ to change the startup slew rate according to the following formula:

Startup Slew Rate = $(5V/ms) \times (0.01 \mu F/C_{BYP})$

where C_{BYP} is measured in μF .

Selecting a BYP capacitor larger than 10nF is primarily to slow down the soft-start rate and minimize the inrush current since the output noise will remain very constant with improvement of about $1.0 \mu V_{RMS}$.

Note that this slew rate applies only at startup. The recovery from an overload condition occurs at a slew rate approximately 500 times slower. Also note that being a low-frequency filter node, BYP is sensitive to leakage. BYP leakage currents above 10nA cause measurable inaccuracy at the output and should be avoided.

Power-OK (POK)




Figure 2. Typical POK Operation

The POK operation versus the output voltage is shown in <u>Figure 2</u>. The different operating regions are:

- A The device is in regulation.
- B V_{OUT} sags, but does not reach the POK falling threshold.
- C The device is in regulation.
- D V_{OUT} sags low enough to cross the POK falling threshold. The POK is driven low until V_{OUT} recovers above the POK rising threshold.

E – The device is in regulation.

The Power-OK (POK) function monitors the output voltage to indicate that it is in regulation. The POK pin is open-drain and requires a pullup resistor to an external supply to properly report the device regulation status to other devices so it can be used for sequencing. Check if the external pullup supply voltage results in a valid logic levels for the receiving device or devices. The range of the pullup resistance is between $10k\Omega$ and $200k\Omega$. Its lower limit comes from a pulldown strength of the POK transistor while the higher limit is determined by maximum leakage current at the POK pin. The signal is low while the device is in shutdown.

The POK is driven low during startup. It gets released and pulled up once the output voltage reaches the POK rising threshold (91% of the regulation target). If the output voltage sags to below the POK falling threshold during regulation, the POK signal is driven low to indicate that the output voltage dropped out of regulation. During shutdown, the POK signal is driven low once the output voltage crosses the POK falling threshold (88% of the regulation target). The POK signal is active during output voltage transition.

Protection

The MAX38911/MAX38912 are fully protected from an overload condition by current-limiting and thermal-overload protection circuits. If the output is shorted to GND, the output current will be limited to 700mA (typ) after the output capacitor discharges through the shorting path. Under these conditions, the device quickly heats up. When the junction temperature reaches +165°C, the thermal-protection circuit shuts the output device off. Once the device cools to +150°C, the regulator enables in order to reestablish regulation. If the fault persists, the output cycles on and off as the junction temperature slews between +150°C and +165°C. Continuously operating in the fault conditions or above a +125°C junction temperature is not recommended since long-term reliability may be reduced. In dropout, the current limit will trigger at 850mA (typ). Once the limit is triggered, the device will limit the current to 700mA.

The MAX38911/MAX38912 provide reverse-current protection when the output voltage is higher than the input. The MAX38911/MAX38912 include a reverse-voltage detector that trips when IN drops below OUT, shutting off the regulator and opening the body diode connection, thus preventing any reverse current. The reverse current is a current that flows through the body diode of the pass element and is undesired due to its impact on power dissipation and long-term reliability, especially at higher current levels. Thermal protection can also be triggered when the device is exposed to excessive heat in the system, causing the die temperature to reach undesired levels.

Active Discharge

When EN is pulled low, the MAX38911/MAX38912 connects an 800Ω resistor from OUT to GND to discharge the output capacitors. This feature reduces time required to discharge the output capacitor which will simplify the system power sequencing.

Undervoltage Lockout (UVLO)

The MAX38911/MAX38912 undervoltage lockout (UVLO) circuit responds quickly to input voltage glitches and will disable the device's output if the rail dips below the UVLO falling threshold. The local input capacitance prevents transient brownout conditions in most applications. The device is ready once the input voltage exceeds the UVLO rising threshold during power-up.

During V_{IN} power-up, the MAX38911/MAX38912 begin V_{OUT} soft-start after V_{IN} crosses the V_{IN} UVLO rising threshold. This assures proper V_{OUT} ramp up and transition to regulation. The V_{OUT} soft-start rate should be kept at or slower than the V_{IN} slew rate to avoid entering the dropout. In some situations, V_{IN} transients can place the regulator into dropout. As V_{IN} starts climbing again and the device comes out of the dropout, the output can overshoot. This condition is avoided by using an enable signal or by increasing the soft-start time with larger C_{RYP} .

Output Voltage Configuration

MAX38911 Output Voltage Configuration

The MAX38911 output voltage comes preprogrammed. The default output voltage setting is 1.8V. For other output voltage settings between 0.8V and 5.0V in 50mV steps, contact Analog Devices for availability.

MAX38912 Output Voltage Configuration

The MAX38912 uses external feedback resistors to set the output regulation voltage. The output voltage can be set from 0.8V to 5.0V. Set the bottom feedback resistor R1 to $301k\Omega$ or less to minimize the FB input bias current error. Calculate the value of the top feedback resistor R2 as follows:

 $R2 = R1 \times (V_{OUT}/V_{FB} - 1)$

where V_{FB} is the feedback regulation voltage of 0.6V.

To set the output to 1.0V, for example, R2 should be:

 $R2 = 301k\Omega \times (1.0V/0.6V - 1) = 200k\Omega$

A smaller R1 is recommended to optimize for noise performance.

Values of the resistor-divider and its tolerance will have a direct impact on V_{OUT} accuracy. Resistors of 1% or better are recommended. *Table 1* shows the recommended values for the feedback resistors.

Table 1. Recommended Feedback Resistor Values

TARGETED OUTPUT VOLTAGE (V)	TOP FEEDBACK RESISTOR VALUES (kΩ)	BOTTOM FEEDBACK RESISTOR VALUES $(k\Omega)$	CALCULATED OUTPUT VOLTAGE (V)
0.8	100	301	0.799
1.0	200	301	0.999
1.2	301	301	1.2
1.5	453	301	1.503
1.8	604	301	1.804
2.5	953	301	2.5
3.0	1210	301	3.012
3.3	1370	301	3.331
5.0	2210	301	5.005

Application Information

Input and Output Capacitors

The MAX38911/MAX38912 are designed to have stable operation using low equivalent series resistance (ESR) ceramic capacitors at the input and output pins. Multilayer ceramic capacitors (MLCC) with X7R dielectric are commonly used for these types of applications and are recommended due to their relatively stable capacitance across temperature. Nevertheless, the amount of effective capacitance depends on the operating DC bias, capacitance tolerance with temperature, choice of dielectric. Therefore, the capacitor data sheet must be properly examined.

The MAX38911/MAX38912 are designed and characterized for operation with X7R ceramic capacitors of $4.7\mu\text{F}$ ($2.0\mu\text{F}$ of effective capacitance) at both the input and output. These capacitors shall be placed as close as possible to the respective input and output pins to minimize trace parasitics. There is no maximum output capacitance limitation due to stability. However, for 5V output voltage applications, it is recommended to keep output capacitance to a maximum of $4.7\mu\text{F}$ effective capacitance in order to minimize short-circuit current buildup in an inductive shorting path.

Thermal Consideration

In order to optimize MAX38911/MAX38912 performance, special consideration is given to the device power dissipation and PCB thermal design. Power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. This can be calculated by the following equation:

Loss (W) =
$$(V_{IN} - V_{OUT}) \times I_{LOAD}$$

The optimal power dissipation can be achieved by carefully choosing the input voltage for a given output target voltage.

The main thermal conduction path for the device is through the exposed pad of the package. As a result, the thermal pad must be soldered to a copper pad area under the device. Thermal plated vias must be placed inside the thermal PCB pad to transfer heat to different GND layers in the system. The vias should be capped to minimize solder voids. The maximum power dissipation is determined by using thermal resistance from the device junction to ambient keeping the maximum junction temperature below +125°C. Thermal properties of the package are given in the <u>Package Information</u> section.

The first-order power dissipation estimate for the 3.3V V_{IN} and 2.5V V_{OUT} with a load current of 300mA is:

Loss (W) =
$$(V_{IN} - V_{OUT}) \times I_{LOAD} = (3.3V - 2.5V) \times 0.3A = 0.24W$$

Assuming the MAX38911ATA+ is used, this power dissipation will raise the junction temperature to:

$$T_J = (PD \times \theta_{JA}) + 25^{\circ}C = (0.24W \times 85.3^{\circ}C/W) + 25^{\circ}C = 45.47^{\circ}C$$

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	FEATURE
MAX38911ANT+	-40°C to +125°C	3 x 2 bump, 0.4mm pitch WLP	MODE pin, default preprogrammed output to 1.8V
MAX38911ANT25+	-40°C to +125°C	3 x 2 bump, 0.4mm pitch WLP	MODE pin, factory programmed to 2.5V
MAX38911ANT25+T	-40°C to +125°C	3 x 2 bump, 0.4mm pitch WLP	MODE pin, factory programmed to 2.5V
MAX38911ANT*	-40°C to +125°C	3 x 2 bump, 0.4mm pitch WLP	MODE pin, custom preprogrammed output voltage.
MAX38911ATA+	-40°C to +125°C	8-pin, 2mm x 2mm TDFN	MODE pin, default preprogrammed output to 1.8V, OUTS pin for remote sensing, POK output
MAX38911ATA*	-40°C to +125°C	8-pin, 2mm x 2mm TDFN	MODE pin, custom preprogrammed output voltage, OUTS pin for remote sensing, POK output
MAX38912ATA+	-40°C to +125°C	8-pin, 2mm x 2mm TDFN	MODE pin, FB pin with external feedback divider network, POK output

⁺ Denotes a lead (Pb)-free/RoHS-compliant package

^{*} Contact Analog Devices for availability and choice of factory preprogrammed output voltages- 0.8V to 5.0V, 50mV steps

MAX38911/MAX38912

11µVRMS Low-Noise, 500mA LDO Linear Regulators with Low-Power Mode

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	1/21	Release for intro	_
1	8/21	Releasing New parts in family MAX38911ATA+, MAX38912ATA+. Updated General Description, Benefits and Features, Electrical Characteristics, Pin Description, Power-OK (POK) Section, and Ordering Information Table.	1, 4, 9, 16, 17
2	02/22	Updated Functional Block Diagram, Active Discharge, General Description, Benefits and Features, Electrical Characteristics Table, and Pin Description Table	1,5,12, 19, 21
3	07/24	Updated Package Information Section, Output Voltage Configuration section in Detailed Description, and Ordering Information Section.	3, 16, 18

