# MP5490



Fully Integrated Power Management Solution with 4-Channel IDACs and Multi-Channel ADCs with Negative Bias for Optical Modules

# DESCRIPTION

The MP5490 is a complete power management solution that is well-suited for the transmitter optical subassembly (TOSA) of optical modules. The MP5490 integrates four high-accuracy current sources (IDx) for distributed feedback (DFB) laser diodes (LDs), and four negative voltage biases for an electro-absorption modulated laser (EML) bias. The MP5490 also provides 4-channel EML current measurements and monitoring photodetector (MPD) current measurements to simplify the design.

The integrated 6 channels of high-accuracy and low temperature coefficient analog-to-digital converters (ADCs) can be used to read the external current, voltage, and temperature to save microcontroller (MCU) resources.

All output rails can be adjusted via the I<sup>2</sup>C bus or preset via the multi-page one-time programmable (MOTP) memory.

The MP5490 requires a minimal number of external components, and is available in a space-saving WLCSP-36 (3mmx4.25mm) package.

# FEATURES

- 4-Channel, Configurable Accurate ID Current Source:
  - Up to 250mA per Channel
  - 10-Bit Digital-to-Analog Converter (DAC) for ID Current
- 4-Channel, Configurable Accurate Electro-Absorption Modulated Laser (EML) Bias Voltage:
  - Options to Range between -0.1V and -2.5V or -0.1V and -5V
  - Up to 60mA of Load Current per Channel
  - 10-Bit DAC for EML Bias Voltage
- 4-Channel Monitoring Photodetector (MPD) Measurement:
  - Range from 0mA to 5mA
- 6-Channel General-Purpose Input/Output (GPIO):
  - Supports Analog-to-Digital Converter (ADC) Input or GPO Output
  - Selectable Open-Drain or Push-Pull GPO
- High-Accuracy, 12-Bit ADC:
  - 0V to 2.5V External ADC Input
  - o 4-Channel ID Voltage Measurement
  - 4-Channel EML Current Measurement
- System:
  - o I<sup>2</sup>C Control Interface
  - o I<sup>2</sup>C Hardware Reset via HRESET
  - Supply and Temperature Fault Alarms
  - Available in a WLCSP-36 (3mmx4.25mm) Package


# APPLICATIONS

Optical Modules

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



# **TYPICAL APPLICATION**





# **ORDERING INFORMATION**

[	Part Number*	Package	Top Marking	MSL Rating
ſ	MP5490GC-0000	WLCSP-36 (3.0mmx4.25mm)	Saa Dalaw	4
ſ	MP5490GC-xxxx**	WLCSP-36 (3.0mmx4.25mm)	See Below	I

\* For Tape & Reel, add suffix -Z (e.g. MP5490GC-xxxx-Z).


\*\* "xxxx" is the configuration code identifier for the register setting stored in the MOTP. The default number is "0000" (MP5490GC-0000). Each "x" can be a hexadecimal value between 0 and F. Work with an MPS FAE to create this unique number, even if ordering the "0000" code.



BMF: Product code of MP5490GC Y: Year code WW: Week code LLL: Lot number



# PACKAGE REFERENCE





# **PIN FUNCTIONS**

Pin #	Name	Description
A1	REF	<b>2.5V reference</b> . Bypass the REF pin with a $1\mu$ F ceramic capacitor connected to AGND.
A1 A2		Analog ground.
A3, A6	VIN1	<b>Power supply input for analog and digital circuitry.</b> Bypass the VIN1 pin with a 10µF ceramic capacitor connected to AGND.
	1/02	
A4	I/O3	ADC input or GPO output port 3. This pin can be adjusted via the I <sup>2</sup> C.
A5	I/O1	ADC input or GPO output port 1. This pin can be adjusted via the l <sup>2</sup> C.
B1	ID4	<b>Channel 4 current source.</b> This pin's output current is controlled by the internal register.
B2	IMON	<b>Current reference setting pin.</b> Connect a high-accuracy resistor with a low temperature coefficient ( $60.4k\Omega$ ) to AGND.
B3	I/O4	<b>ADC input or GPO output port 4.</b> This pin can be adjusted via the I <sup>2</sup> C.
B4	I/O2	<b>ADC input or GPO output port 2.</b> This pin can be adjusted via the I <sup>2</sup> C.
B5	PGND	Power ground.
B6	NC	No connection internally.
C1	ID3	Channel 3 current source. This pin's output current is controlled by the internal register.
C2	LD_ON	Channel 1–4 current source enable control.
C3	I/O6	ADC input or GPO output port 6. This pin can be adjusted via the I <sup>2</sup> C.
C4	I/O5	ADC input or GPO output port 5. This pin can be adjusted via the I <sup>2</sup> C.
C5	EN	<b>Enable pin.</b> The EN pin controls all of the MP5490's analog circuits. The I <sup>2</sup> C interface and registers are not controlled by the EN pin.
C6	INT	Interrupt pin. Open drain output.
D1	VIN2	<b>Power supply for current source ID1–ID4.</b> Bypass the VIN2 pin with a 10µF ceramic capacitor connected to PGND.
D2	IADJ	<b>Adjustable interface</b> . Connect the IADJ pin to a buck converter's FB pin, then it can control the buck's output via the I <sup>2</sup> C. Float this pin if it is not used.
D3	DGND	Digital ground.
D4	SCL	I <sup>2</sup> C clock signal input.
D5	SDA	I <sup>2</sup> C data pin.
D6	VIN3	<b>Power supply for EML bias voltage VB1–VB4.</b> Bypass the VIN3 pin with a 10µF ceramic capacitor connected to PGND.
E1	ID2	Channel 2 current source. This pin's output current is controlled by the internal register.
E2	HRESET	<b>I<sup>2</sup>C interface hardware reset pin.</b> A high logic on this pin refreshes the I <sup>2</sup> C interface but maintains the I <sup>2</sup> C's register values.
E3	TX1	<b>Channel 1 MPD current measurement pin.</b> This pin senses the MPD current. It is internally powered by the negative bias source (VIN3).
E4	TX2	<b>Channel 2 MPD current measurement pin.</b> This pin senses the MPD current. It is internally powered by the negative bias source (VIN3).
E5	ТХ3	<b>Channel 3 MPD current measurement pin.</b> This pin senses the MPD current. It is internally powered by the negative bias source (VIN3).
E6	TX4	<b>Channel 4 MPD current measurement pin.</b> This pin senses the MPD current. It is internally powered by the negative bias source (VIN3).
F1	ID1	Channel 1 current source. This pin's output current is controlled by the internal register.
		Address setting for I <sup>2</sup> C. Connect one resistor from the ADD pin to AGND. A different



Pin #	Name	Description
F3	VB1	<b>Channel 1 EML bias voltage.</b> This pin's output voltage is controlled by the internal register. This pin also requires a $1\mu$ F decoupling capacitor.
F4	VB2	<b>Channel 2 EML bias voltage.</b> This pin's output voltage is controlled by the internal register. This pin also requires a $1\mu$ F decoupling capacitor.
F5	VB3	<b>Channel 3 EML bias voltage.</b> This pin's output voltage is controlled by the internal register. This pin also requires a $1\mu$ F decoupling capacitor.
F6	VB4	<b>Channel 4 EML bias voltage.</b> This pin's output voltage is controlled by the internal register. This pin also requires a $1\mu$ F decoupling capacitor.

# PIN FUNCTIONS (continued)

# ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN1</sub> , V <sub>IN2</sub>	0.3V to +6.5V
V <sub>IN3</sub>	6.5V to +0.3V
V <sub>B1</sub> , V <sub>B2</sub> , V <sub>B3</sub> , V <sub>B4</sub> V	<sub>IN3</sub> - 0.3V to +0.3V
T <sub>X1</sub> , T <sub>X2</sub> , T <sub>X3</sub> , T <sub>X4</sub> V	7 <sub>IN3</sub> - 0.3V to +0.3V
All other pins	0.3V to +6.25V
Continuous power dissipation	$(T_A = 25^{\circ}C)^{(2)(4)}$
	4.62W
Junction temperature (T <sub>J</sub> )	150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

# ESD Ratings

Human body model (HBM)	±2000V
Charged-device model (CDM)	±1000V

# **Recommended Operating Conditions (3)**

Supply voltage (VIN1)	2.7V to 5.5V
Supply voltage (V <sub>IN2</sub> )	1.2V to V <sub>IN1</sub>
Supply voltage (V <sub>IN3</sub> )	2V to -5V
IDx current source range	0mA to 250mA
EML bias VB range	0.1V to -2.5V/-5V
MPD current sensor range	0mA to 5mA
Operating junction temp (T <sub>J</sub> ).	40°C to +125°C

# Thermal Resistance θ<sub>JA</sub> θ<sub>JC</sub>

WLCSP-36 (3.0mmx4.25mm) EV5490-C-00A <sup>(4)</sup>.....27....6.5..°C/W JESD51-7 <sup>(5)</sup> .....27.8 ...6.6..°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature, T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on the EV5490-C-00A, a 4-layer PCB.
- 5) The value of 0<sub>JA</sub> given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN1}$  = 3.3V,  $V_{IN2}$  = 1.8V,  $V_{IN3}$  = -3.3V,  $T_J$  = -40°C to 125°C <sup>(6)</sup>, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply		•				•
VIN1 voltage (V <sub>IN1</sub> ) under-voltage lockout (UVLO) rising threshold	V <sub>IN1_R</sub>		2.25	2.4	2.55	V
V <sub>IN1</sub> UVLO hysteresis	VIN1_HYS			200		mV
VIN2 voltage (V <sub>IN2</sub> ) UVLO rising threshold	V <sub>IN2_R</sub>		0.8	0.9	1	V
V <sub>IN2</sub> UVLO hysteresis	V <sub>IN2_HYS</sub>			135		mV
VIN3 voltage (V <sub>IN3</sub> ) UVLO rising threshold	V <sub>IN3_R</sub>		-1.9	-1.7	-1.5	V
V <sub>IN3</sub> UVLO hysteresis	V <sub>IN3_HYS</sub>			100		mV
Supply surrout		EN on, ID and EML on, no load		4.7	5.5	mA
Supply current	lin1	EN off		2.3	3	mA
Logic Input (EN, HRESET, and	LD_ON pi	ns)				•
Input logic high voltage			0.8			V
Input logic low voltage					0.4	V
Internal pull-down resistor				1		MΩ
Analog Signals	•					
IADJ source current capability				15.5		μA
IADJ sink current capability				-15.5		μA
Reference voltage			2.485	2.5	2.515	V
IMON voltage			1.195	1.2	1.205	V
ID Current Source	•					
VIN2 to ID pin dropout voltage		Load = 250mA			400	mV
Discharge resistor		Pull LD_ON low		10		Ω
LD_ON turn-on delay (7)	t <sub>LD_ON</sub>	From LD_ON high to IDx current starts to rise, SR bits = 01		30		μs
LD_ON turn-off delay (7)	tld_off	From LD_ON low to ID current start drop		2		μs
ID current slew rate		SR bits = 01		0.75		mA/µs
		ID = 100mA	-1.5		+1.5	%
ID current accuracy		ID = 250mA	-2		+2	%
Short-circuit protection (SCP) hiccup time period <sup>(7)</sup>		IDx short to PGND		80		ms
EML Bias Voltage						
EML current capability		Per channel	60			mA
VIN3 to VB pin dropout voltage		Load = 60mA			500	mV
Discharge resistor		Pull EN low		110		Ω
VB voltage slew rate		VB_EN bits on		7		mV/µs



# ELECTRICAL CHARACTERISTICS (continued)

# $V_{IN1}$ = 3.3V, $V_{IN2}$ = 1.8V, $V_{IN3}$ = -3.3V, $T_J$ = -40°C to 125°C <sup>(6)</sup>, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
		VB = -1.2V, load = 1mA, $T_J = 25^{\circ}C$	-1		+1	%
EML bias voltage accuracy		VB = -1.2V, load = 1mA, TJ = -40°C to +85°C	-3		+3	%
Dower evently rejection ratio (7)		500kHz, $I_{BX}$ = 10mA, $C_{BX}$ = 1µF		40		dB
Power supply rejection ratio <sup>(7)</sup>		1000kHz, $I_{BX}$ =10mA, $C_{BX}$ = 1µF		20		dB
Internal over-current protection (OCP) threshold <sup>(7)</sup>		VBx short to PGND		150		mA
Interrupt (INT)		· · · · ·				
INT pin output low voltage		Sink 5mA			0.4	V
INT pin leakage current		INT logic high, pull up to 3.3V			1	μA
Voltage Analog-to-Digital Con	verter (AD	C) EC Parameters				•
I/O input voltage range			0		2.5	V
I/O ADC offset		ADC input: 0.1V, 1.2V, and 2.4V	-7		+7	mV
ADC conversion time				25		μs
Thermal Warning and Shutdow	wn					•
Thermal shutdown entry threshold <sup>(7)</sup>	T <sub>SD</sub>			160		°C
Thermal shutdown recovery threshold <sup>(7)</sup>				130		°C
Thermal warning threshold (7)	Twarn			120		°C
Thermal warning hysteresis (7)	T <sub>WARN_HYS</sub>			20		°C

Notes:

6) Not tested in production; guaranteed by over-temperature correlation.

7) Guaranteed by engineering sample characterization; not tested in production.



# ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN1} = 3.3V$ ,  $V_{IN2} = 1.8V$ ,  $V_{IN3} = -3.3V$ ,  $T_J = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
I <sup>2</sup> C Interface						
SCL, SDA input high voltage			1.2			V
SCL, SDA input low voltage					0.4	V
SDA output low voltage		Sink 5mA			0.4	V
I <sup>2</sup> C clock frequency					400	kHz
SCL high time	t <sub>ніGH</sub>		0.6			μs
SCL low time	t∟ow		1.3			μs
Data set-up	tsu_dat		0.1			μs
Data hold time	t <sub>hd_dat</sub>		0		0.9	μs
Set-up time for repeated start	tsu_sta		0.6			μs
Hold time for (repeated) start	<b>t</b> hd_sta		0.6			μs
Bus free time between a start and a stop command	tBUF		1.3			μs
Set-up time for stop command	tsu_sто		0.6			μs
Rise time of SCL and SDA	t <sub>R</sub>		20 + 0. 1 х С <sub>в</sub>		300	ns
Fall time of SCL and SDA	t⊧		20 + 0. 1 х Св		300	ns
Pulse width of suppressed Spike	t <sub>SP</sub>		0		50	ns
Capacitance for each bus Line	C <sub>B</sub>				400	pF



50

100

ID CURRENT (mA)

20

VB CURRENT (mA)

10

30

40

50

60


150

200

250

# **TYPICAL CHARACTERISTICS**


 $V_{IN1} = 3.3V$ ,  $V_{IN2} = 1.8V$ ,  $V_{IN3} = -3.3V$  T<sub>A</sub> = 25°C, unless otherwise noted.







# **TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_{IN1}$  = 3.3V,  $V_{IN2}$  = 1.8V,  $V_{IN3}$  = -3.3V,  $T_A$  = 25°C, unless otherwise noted.






VB\_EN Bit Off







100ms/div.



# FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram



# **OPERATION**

The MP5490 is a complete power management solution that is well-suited for the transmitter optical subassembly (TOSA) of optical modules. The MP5490 integrates four high-accuracy current sources (IDx) for distributed feedback (DFB) laser diodes (LDs), and four negative voltage biases for the electro-absorption modulated laser (EML) bias. The MP5490 also provides the EML current measurement to simplify the design.

The integrated 6-channel, high-accuracy and low temperature coefficient analog-to-digital converters (ADCs) can be used to read the external current, voltage, and temperature to save microcontroller (MCU) resources.

All output rails can be adjusted via the I<sup>2</sup>C bus or preset via the multi-page one-time (MOTP) memory. The I<sup>2</sup>C programmable interface provides adjustable default current/voltage scaling and powerful logic functions. See the Register Description section starting on page 17 for more details.

## Power Supply and Enable (EN) Control

The MP5490 requires three external power sources. Its power-on status is determined by the external power source statuses on VIN1, VIN2, VIN3, and EN.

VIN1 supplies the internal bias and control circuit. VIN2 provides the power for the IDx output and GPO pull-up power. The VIN2 voltage ( $V_{IN2}$ ) should not exceed the VIN1 voltage ( $V_{IN1}$ ) in application. VIN3 provides the power for the EML bias and MPD current measurement circuit.

Enable control includes the EN pin and EN bit. The IDx current and EML bias start working when both are at high logic, but the  $I^2C$  interface is not controlled by the EN pin and EN bit. The  $I^2C$  is always active when  $V_{IN1}$  exceeds its undervoltage lockout (UVLO) threshold.

The ID block has an independent LD\_ON pin that controls when IDx is on/off. The IDx outputs are active only when LD\_ON is at a high logic (see Figure 3) The LD\_ON pin can shut off the ID block within 2µs.




Figure 3: LD\_ON Delay Time

#### **High-Accuracy Current Source**

The MP5490 integrates four high-accuracy current sources from ID1 to ID4. All channels are sourced powered from VIN2.

The ID power offers an accurate current source configured via the IDx registers (07h~0Eh), and based on 0.25mA/LSB. The MP5490 can support up to 250mA of current sourcing per channel.

The IDx pin's output voltage is limited by the voltage levels of VIN1 and VIN2. See the Typical Characteristics section on page 10 for more information.

#### **High-Accuracy EML Bias**

The MP5490 integrates four high-accuracy, negative voltage biases from VB1 to VB4. All channels are sourced power from VIN3.

The EML bias power offers an accurate negative voltage, which can be configured via the VBx registers (0Fh~16h), and is based on - 2.5mV/LSB. The MP5490 can support up to a - 2.5V bias voltage by default with 60mA of maximum current capability per channel. Set CTL0 (00h), bit D[6] to adjust the maximum bias voltage to -5V.

The VBx pin's output voltage is limited by the VIN3 voltage ( $V_{IN3}$ ). See the Typical Characteristics section on page 10 for more information.

#### MPD Current Sensor

The MP5490 integrates four current sensors from TX1 to TX4. All channels are sourced powered internally from VIN3. Connect a nonpositive voltage on the TXx pin. The MPD current is sensed and read out via the I<sup>2</sup>C.

#### **ADC Input and GPO Function**

The MP5490 integrates a high-accuracy, 12-bit analog-to-digital converter (ADC) from I/O1 to I/O6. The input range is between 0V and 2.5V.





This pin can also be reused as a generalpurpose output (GPO). Open-drain or push-pull structures can be selected via GPO\_PULL-UP (0Eh and 1Ah).

The output statuses can be configured via the I<sup>2</sup>C interface.

## **Overload and Short-Circuit Protection (SCP)**

The IDx pin integrates laser short-circuit protection (SCP) circuitry. If the system senses the IDx output voltage is below 0.3V, the chip turns off the port for protection. After the protection is triggered, the MP5490 may recover after a while, or it may stay in latch-off mode, as selected via the PROTECT (11h or 29h) register. This protection is disabled during internal soft start. If the IDx pin opens without a laser diode connection, the output voltage rises up close to  $V_{IN2}$ . Ensure that all external components can operate at a safe state.

The EML bias has an internal current limit (typically 150mA). During over-current or shortcircuit conditions, EML continuously outputs 150mA of current.

# **IADJ Function**

The MP5490 offers an IADJ pin to assist an external buck converter providing an output voltage supply to the VIN2 pin by connecting the IADJ pin to an external switching regulator's FB pin (see Figure 4). The MP5490 can sink or source a configurable current ( $0.122\mu$ A/LSB) to adjust the buck's output voltage via the IADJ (36h) register. This function can provide a suitable V<sub>IN2</sub> to improve efficiency.




Figure 4: IADJ Application

# Interrupt (INT)

The MP5490 offers an INT pin for an interrupt signal. The INT pin pulls low if any bit in the WARN1 (32h) or WARN2 (33h) register is triggered and the warning bit is not masked.

If the warning bit is cleared, the INT pin rises high again and waits for the next interrupt event. If a second interrupt event occurs while the INT pin is low, the INT pin does not change to high until all interrupt sources are cleared.

#### **Temperature Sensor**

The MP5490 offers the TEMP (64h/65h) registers to report the die temperature. The registers store the voltage from the internal temperature sensor. The least significant bit (LSB) is 0.074°C. The temperature (*T*) can be calculated with Equation (1):

$$T = n \times 0.074^{\circ}C - 143 (^{\circ}C)$$
(1)

Where *n* is the register value in decimal format.

## Thermal Warning and Shutdown

Thermal warning and shutdown prevent the part from operating at exceedingly high temperatures. When the silicon die temperature exceeds 120°C, the MP5490 sets the OT\_WARN bit to 1. If the die temperature exceeds 160°C, the MP5490 sets the OT bit to 1, and the system initiates a shutdown. The device restarts when the temperature drops to 130°C.

#### Slave Address

To support multiple MP5490s through one  $I^2C$  bus, use the ADD pin to configure the  $I^2C$  address for each MP5490. Connect a resistor from the ADD pin to ground to set the slave address. Table 1 shows the ADD pin configurations with different resistor values.

R <sub>ADD</sub>	I <sup>2</sup> C Sla	ve Address					
43kΩ/short to GND	0x60	1100 000					
75kΩ	0x62	1100 010					
105kΩ	0x64	1100 100					
130kΩ/float	0x66	1100 110					

Table 1: ADD Pin Configuration



# I<sup>2</sup>C INTERFACE

## I<sup>2</sup>C Serial Interface Description

The I<sup>2</sup>C is a 2-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). The lines are externally pulled to a bus voltage when they are idle. Connecting to the line, a master device generates the SCL signal and device address, and then arranges the communication sequence. The MP5490 interface is an I<sup>2</sup>C slave that can support fast (400kHz) communication. mode The I<sup>2</sup>C interface adds flexibility to the power supply solution. The output EML voltage, IDx current, or other parameters can be instantaneously controlled via the I<sup>2</sup>C interface. When the master sends the address as an 8-bit value, the 7-bit address should be followed by 0 or 1 to indicate a write or read operation, respectively.

#### Start and Stop Commands

The start and stop commands are signaled by the master device which signifies the beginning and the end of the  $l^2C$  transfer. The start (S) command is defined as the SDA signal transitioning from high to low while the SCL is high. The stop (P) command is defined as the SDA signal transitioning from low to high while the SCL is high. Figure 5 shows the start and stop commands.




Figure 5: Start and Stop Commands

The master then generates the SCL clocks, then it transmits the device address and the read/write (R/W) direction bit on the SDA line.


#### **Transfer Data**

Data is transferred in 8-bit or 16-bit bytes by the SDA line. Each byte of data must be followed by an acknowledge (ACK) bit.

## I<sup>2</sup>C Update Sequence

The MP5490 requires a start command, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single data update. After receiving each byte, the MP5490 acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the MP5490. The MP5490 performs an update on the falling edge of the LSB byte.

Figure 6 shows an I<sup>2</sup>C example writing to a single register. Figure 7 shows an I<sup>2</sup>C example writing to multiple registers. Figure 8 on page 16 shows an I<sup>2</sup>C example reading a register.








Figure 8: I<sup>2</sup>C Read Example (Read Single Register)



# **REGISER DESCRIPTION**

## MOTP E-Fuse Configure Table

Add.	Name	D7	D6	D5	D4	D3	D2	D1	D0	
0x00	CTL0	SYSEN	VB_ GAIN	RESERVE D	DELAY_	BASE_TIME	RESERVED	ADC_MODE	RESERVED	
0x01	CTL1	ID_EN	I	D_DELAY_SLO	ЭТ	ID1_EN	ID2_EN	ID3_EN	ID4_EN	
0x02	CTL2	VB_EN	١	B_DELAY_SLO	ТС	VB1_EN	VB2_EN	VB3_EN	VB4_EN	
0x03	CTL3	I/O_EN	I/O1_EN	I/O2_EN	I/O3_EN	I/O4_EN	I/O5_EN	I/O6_EN	RESERVED	
0x04	CTL4	TX_EN	TX1_EN	TX2_EN	TX3_EN	TX4_EN		RESERVED		
0x07					MSB_8_E	BIT_OF_ID_CURRE	ENT			
0x08	ID		RESERVED		SLE	W_RATE	RESERVED	LSB_2_BIT_OF_ID_ CURRENT		
0x09					MSB_8_B	IT_OF_VB_VOLTA	AGE	•		
0x0A	VB			RE	SERVED				T_OF_VB_ TAGE	
0x0C	I/O_ CONFIG	I/O1	I/O2	I/O3	I/O4	I/O5	I/O6	RESE	RVED	
0x0D	GPO CONFIG	GPO1	GPO2	GPO3	GPO4	GPO5	GPO6	RESE	RVED	
0x0E	GPO_ PULL-UP	PL1	PL2	PL3	PL4	PL5	PL6	RESERVED		
0x0F	THRES1	MSB_8_BIT_OF_EML(VB)_CURRENT_THRESHOLD								
0x10	THRES2	MSB_8_BIT_OF_ID_VOLTAGE_THRESHOLD								
0x11	PROTECT	ID_SCP_ MODE								

# MOTP E-FUSE TABLE DESCRIPTION CTL0 (00h)

#### Format: Unsigned binary


The CTL0 command enables the system and sets the VBx voltage range, IDx/VBx delay base time, and ADC mode.

Bits	Access	Bit Name	Default	Description
D[7] R SYSEN		SYSEN	0	Enables the system by default. If the VIN1 and EN pin's voltages exceed their ULVO thresholds and the SYSEN bit is set to 1, the MP5490 starts to work. This bit also starts the time sequencing slot.
				0: Disabled 1: Enabled
				Sets the VB block's gain.
D[6]	R	VB_GAIN	0	0: 1x Gain. The VB1–VB4 output is between -0.1V and -2.5V 1: 2x Gain. The VB1–VB4 output is between -0.1V and -5V. At the same time, its step is double that of the 1x gain
D[5]	R	RESERVED	0	Reserved.
				Sets the Idx current source and EML bias voltage start-up time. Calculate the start-up delay based on DELAY_SLOT x multiplied by DELAY_BASE_TIME.
D[4:3]	R	DELAY_BASE_TIME	00	D[4:3] Delay Base Time (ms)
				00 0.25
				01 0.5
D[2]	R	RESERVED	1	Reserved.



D[1]	R	ADC_MODE	0	Selects the ADC mode. 0: Single mode. The register data is a one-time sample 1: Average mode. The ADC transfers the average data (8 times) into the register
D[0]	R	RESERVED	0	Reserved.

Figure 9 shows the time delays set by DELAY\_BASE\_TIME.



#### Figure 9: Time Delays

# CTL1 (01h)

Format: Unsigned binary

The CTL1 command enables the ID block and sets the start-up delay slot.

Bits	Access	Bit Name	Default	Description
D[7]	R	ID_EN	0	Enables the ID block. This bit is masked if ID_DELAY_SLOT is not set to 000. 0: Disabled
				1: Enabled
				Sets the default Idx turn-on delay after the EN bit is set. All ID channels start up with the same delay slot. Calculate the start- up delay based on ID_DELAY_SLOT multiplied by DELAY_BASE_TIME.
D[6:4]	R	ID_DELAY_SLOT	000	D[6:4] Slot D[6:4] Slot
				000 Enable digital EN 100 Slot 4
				001 Slot 1 101 Slot 5
				010 Slot 2 110 Slot 6
				011 Slot 3 111 Slot 7
D[3]	R	ID1_EN	1	Enables the ID1 output. 0: Disabled 1: Enabled
D[2]	R	ID2_EN	1	Enables the ID2 output. 0: Disabled 1: Enabled
D[1]	R	ID3_EN	1	Enables the ID3 output. 0: Disabled 1: Enabled
D[0]	R	ID4_EN	1	Enables the ID4 output. 0: Disabled 1: Enabled



Figure 10 shows the turn-on delays set by ID\_DELAY\_SLOT.




Figure 10: Time Delays

# CTL2 (02h)

Format: Unsigned binary

The CTL2 command enables the VB block and sets the and start-up delay slot.

Bits	Access	Bit Name	Default	Description			
D[7]	R	VB_EN	0	Enables the V is not equal to	/B block. This bit is n 000.	nasked if VB_	_DELAY_SLOT
	K	VD_LIN	0	0: Disabled 1: Enabled			
				channels star	ult VBx turn-on delay t up with the same de based on VB_DE E_TIME.	elay slot. Calo	culate the start-
D[6:4]	R	VB_DELAY_SLOT	000	D[6:4]	Slot	D[6:4]	Slot
				000	Enable digital EN	100	Slot 4
				001	Slot 1	101	Slot 5
				010	Slot 2 Slot 3	<u>110</u> 111	Slot 6 Slot 7
D[3]	R	VB1_EN	1	Enables the V 0: Disabled 1: Enabled			
D[2]	R	VB2_EN	1	Enables the V 0: Disabled 1: Enabled	/B2 output.		
D[1]	R	VB3_EN	1	Enables the V 0: Disabled 1: Enabled	/B3 output.		
D[0]	R	VB4_EN	1	Enables the V 0: Disabled 1: Enabled	/B4 output.		



Figure 11 shows the turn-on delays set by VB\_DELAY\_SLOT.




Figure 11: Time Delays

# CTL3 (03h)

#### Format: Unsigned binary

The CTL3 command enables the I/Ox pins.

Bits	Access	Bit Name	Default	Description
נבוס	R		0	Enables the I/O block. Each I/O port can operate after this bit is enabled.
D[7]	к	I/O_EN	0	0: Disabled 1: Enabled
				Enables the I/O1 output.
D[6]	R	I/O1_EN	1	0: Disabled 1: Enabled
				Enables the I/O2 output.
D[5]	R	I/O2_EN	1	0: Disabled 1: Enabled
		I/03_EN	1	Enables the I/O3 output.
D[4]	R			0: Disabled 1: Enabled
				Enables the I/O4 output.
D[3]	R	I/O4_EN	1	0: Disabled 1: Enabled
				Enables the I/O5 output.
D[2]	R	I/O5_EN	1	0: Disabled 1: Enabled
				Enables the I/O6 output.
D[1]	R	R I/O6_EN	1	0: Disabled 1: Enabled
D[0]	R	RESERVED	0	Reserved.



# CTL4 (04h)

Format: Unsigned binary

The CTL4 command enables the TXx pin.

Bits	Access	Bit Name	Default	Description
D[7]	R	TX_EN	0	Enables the MPD current measurement block. Each TX port can operate after this bit is enabled.
0[7]	K		Ū	0: Disabled 1: Enabled
				Enables the TX1 output.
D[6]	R	TX1_EN	1	0: Disabled 1: Enabled
		TX2_EN	1	Enables the TX2 output.
D[5]	R			0: Disabled 1: Enabled
		TX3_EN	1	Enables the TX3 output.
D[4]	R			0: Disabled 1: Enabled
				Enables the TX4 output.
D[3]	R	TX4_EN	1	0: Disabled 1: Enabled
D[2:0]	R	RESERVED	000	Reserved.

## ID (07h)

#### Format: Unsigned binary

The ID (07h) command configures the 8 most significant bits (MSB) for the current of all 4 channels.

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ID_ CURRENT	0000 0000	Sets the 8 MSB of the Idx output current. The range is between 0mA and 250mA by connecting $60.4k\Omega$ from the IMON pin to AGND. These MOTP bits configure all 4 channels.

# ID (08h)

Format: Unsigned binary

The ID (08h) command configures the 2 least significant bits (LSB) 2 bit for the current of all 4 channels, as well as the slew rate.

Bits	Access	Bit Name	Default	Description
D[7:5]	R	RESERVED	000	Reserved.
D[4:3]	R	SLEW RATE	01	Sets the Idx output current's rising slew rate. These MOTP bits configure all 4 channels. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R	RESERVED	0	Reserved.
D[1:0]	R	LSB_2_BIT_OF_ID_ CURRENT	00	Sets the 2 LSB of the Idx output current. The range is between 0mA and 250mA by connecting $60.4k\Omega$ from the IMON pin to AGND. These MOTP bits configure all 4 channels.



## VB (09h)

Format: Unsigned binary

The VB (09h) command configures the 8 MSB for the EML biased voltage for all 4 channels.

Bit	Access	Bit Name	Default	Description
D[7:	)] R	MSB_8_BIT_OF_VB_ VOLTAGE	0000 0000	Sets the 8 MSB of the EML bias voltage. The range is between -0.1V and -2.5V or -0.1V and -5V. These MOTP bits configure all 4 channels.

## VB (0Ah)

Format: Unsigned binary

The VB (0Ah) command configures the 2 LSB for the EML biased voltage for all 4 channels.

Bits	Access	Bit Name	Default	Description
D[7:2]	R	RESERVED	0000 00	Reserved.
D[1:0]	R	MSB_2_BIT_OF_VB_ VOLTAGE	00	Sets the 2 LSB of the EML bias voltage. The range is between -0.1V and -2.5V or -0.1V and -5V. These MOTP bits configure all 4 channels.

## I/O\_CONFIG (0Ch)

Format: Unsigned binary

The I/O\_CONFIG command sets the I/Ox pin's default function.

Bits	Access	Bit Name	Default	Description
				Selects the I/O1 pin's mode.
D[7]	R	I/O1	0	0: ADC input 1: GPO
				Selects the I/O2 pin's mode.
D[6]	R	1/02	0	0: ADC input 1: GPO
				Selects the I/O3 pin's mode.
D[5]	R	I/O3	0	0: ADC input 1: GPO
				Selects the I/O4 pin's mode.
D[4]	R	I/O4	0	0: ADC input 1: GPO
				Selects the I/O5 pin's mode.
D[3]	R	I/O5	0	0: ADC input 1: GPO
		I/O6		Selects the I/O6 pin's mode.
D[2]	R		0	0: ADC input 1: GPO
D[1:0]	R	RESERVED	00	Reserved.



# GPO\_CONFIG (0Dh)

Format: Unsigned binary

The GPO\_CONFIG command sets GPO pin's default output.

Bits	Access	Bit Name	Default	Description
D[7]	R	GPO1	0	Sets the I/O1 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[6]	R	GPO2	0	Sets the I/O2 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[5]	R	GPO3	0	Sets the I/O3 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[4]	R	GPO4	0	Sets the I/O4 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[3]	R	GPO5	0	Sets the I/O5 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[2]	R	GPO6	0	Sets the I/O6 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[1:0]	R	RESERVED	00	Reserved.

# GPO\_PULL-UP (0Eh)

#### Format: Unsigned binary

The GPO\_PULL-UP command sets default structure of the GPO pin's output.

Bits	Access	Bit Name	Default	Description
				Sets the default structure of the I/O1 pin's output if GPO mode is selected.
D[7]	R	PL1	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
		PL2	0	Sets the default structure of the I/O2 pin's output if GPO mode is selected.
D[6]	R			0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
		PL3	0	Sets the default structure of the I/O3 pin's output if GPO mode is selected.
D[5]	] R			0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high



				Sets the default structure of the I/O4 pin's output if GPO mode is selected.
D[4]	D[4] R	PL4	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
	D[3] R		0	Sets the default structure of the I/O5 pin's output if GPO mode is selected.
D[3]		PL5		0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
				Sets the default structure of the I/O6 pin's output if GPO mode is selected.
D[2] R	R	PL6	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
D[1:0]	R	RESERVED	00	Reserved.

# THRES1 (0Fh)

## Format: Unsigned binary

The THRES1 command sets the EML (VB) current limit.

Bits	Access	Bit Name	Default	Description
D[7:0]	R	VB_CURRENT_ THRESHOLD	1111 1111	Sets the EML (VB) current limit. If the current on ID1–ID4 exceeds this threshold, the INT pin sends an alarm.

# THRES2 (10h)

#### Format: Unsigned binary

The THRES2 command sets the Idx pin's voltage limit.

Bits	Access	Bit Name	Default	Description
D[7:0]	R	ID_VOLTAGE_ THRESHOLD	1111 1111	Sets the Idx pin's voltage limit. If the voltage on ID1–ID4 exceeds this threshold, the INT pin sends an alarm.

# PROTECT (11h)

Format: Unsigned binary

The PROTECT command sets the Idx output protection mode.

Bits	Access	Bit Name	Default Description		
D[7]	R	ID_SCP_MODE	0	Sets the ldx output protection mode. If latch-off mode is enabled, the output can be re-enabled again by $V_{IN1}$ under- voltage lockout (UVLO), $V_{IN2}$ UVLO, the LD_ON pin's UVLO, EN pin UVLO, or the digital EN bits (including the ID_EN bit and respective ldx_EN bit). 0: Automatically recover after a protection is triggered 1: Latch-off after a protection is triggered	
D[6:0]	R	RESERVED	000 0000	Reserved.	

# MPS.

# I<sup>2</sup>C REGISTER MAP

Add.	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	CTL0	R/W	SYSEN	VB_	RESERVE		BASE_	RESER	ADC_	RESER	0000 0100
				GAIN				VED	MODE	VED	
0x01 0x02	CTL1 CTL2	R/W R/W	ID_EN VB_EN		_DELAY_SLO B_DELAY_SLO		ID1_EN VB1 EN	ID2_EN VB2_EN	ID3_EN VB3 EN	ID4_EN VB4_EN	0000 1111
0x02	CTL3	R/W	I/O_EN	I/O1_EN	I/O2_EN	I/O3_EN	I/O4_EN	I/O5_EN	1/06_EN	RESER VED	0111 1110
0x04	CTL4	R/W	TX EN	TX1 EN	TX2_EN	TX3_EN	TX4_EN		RESERVED		0111 1000
0x07				_		8_BIT_OF_		ENT			0000 0000
0x08	ID1	R/W		RESERVE	D	SLEW	_RATE	RESER VED		BIT_OF_ IRRENT	0000 1000
0x09		R/W			MSB_	8_BIT_OF_	ID2_CURR				0000 0000
0x0A	ID2	R/W		RESERVE		SLEW_		RESER VED		T_OF_ID2 RENT	0000 1000
0x0B	150	R/W			MSB_	8_BIT_OF_	ID3_CURR				0000 0000
0x0C	ID3	R/W		RESERVE	)	SLEW_	RATE	RESER VED		BIT_OF_ IRRENT	0000 1000
0x0D		R/W			MSB	8_BIT_OF	ID4 CURR		105_00		0000 0000
0x0E	ID4	R/W		RESERVE		SLEW		RESER VED		BIT_OF_ IRRENT	0000 1000
0x0F		R/W			MSB	8_BIT_OF	VB1_VOLT		104_00		0000 0000
0x10	VB1	R/W			RESEF				LSB_2_I	BIT_OF_	0000 0000
0x10		R/W				8_BIT_OF_	VB2 VOLT	AGE	VB1_VC	DLTAGE	0000 0000
0x12	VB2	R/W			RESEF		_	-		BIT_OF_	0000 0000
0x13		R/W			MSB_	8_BIT_OF_	VB3_VOLT	AGE	VB2_VC	DLTAGE	0000 0000
0x14	VB3	R/W		RESERVED LSB_2_BIT_OF_ VB3_VOLTAGE					0000 0000		
0x15		R/W		MSB_8_BIT_OF_VB4_VOLTAGE					0000 0000		
0x16	VB4	R/W		RESERVED LSB_2_BIT_OF_ VB4_VOLTAGE					0000 0000		
0x18	I/O CONFIG	R/W	I/O1	I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 RESERVED		RVED	0000 0000				
0x19	GPO CONFIG	R/W	GPO1	GPO2	GPO3	GPO4	GPO5	GPO6	RESE	RVED	0000 0000
0x1A	GPO PULL-UP	R/W	PL1	PL2	PL3	PL4	PL5	PL6		RVED	0000 0000
0x1B 0x1C	THRES1 THRES2	R/W R/W		M	SB_8_BIT_OF MSB 8 BIT				LD		1111 1111 1111 1111
0x1C 0x1D	T_I01_H	R/W				_0F_ID_VC T_0F_I/01_					1111 1111
0x1E	T_I01_L	R/W				T_OF_I/O1					0000 0000
0x1F	T_IO2_H	R/W				T_OF_I/O2_					1111 1111
0x20	T_IO2_L	R/W				T_OF_I/O2_					0000 0000
0x21	T_IO3_H	R/W				T_OF_I/O3_					1111 1111
0x22 0x23		R/W R/W				T_OF_I/O3_ T_OF_I/O4_					0000 0000
0x23 0x24	T_IO4_I1 T_IO4_L	R/W				T_OF_I/04_ T_OF_I/04					0000 0000
0x25	T_IO5_H	R/W				T_OF_I/O5_					1111 1111
0x26	T_105_L	R/W				T_OF_I/O5					0000 0000
0x27	T_IO6_H	R/W									1111 1111
0x28	T_IO6_L	R/W								0000 0000	
0x29	PROTEC T	R/W	ID_ SCP_ MODE	ID_ SCP_ RESERVED				0000 0000			
0x2A	ADCM1	R/W	IVB1	IVB2	IVB3	IVB4	VID1	VID2	VID3	VID4	1111 1111
0x2B	ADCM2	R/W	TX1	TX2	TX3	TX4	I/O1	I/O2	I/O3	I/O4	1111 1111
0x2C	ADCM3	R/W	I/O5	I/O6	TEMP	VIN2	VIN3		RESERVED	)	1111 1000
0x2D	CONFIG	R/W	RESE	RESERVED     VB_DIS     ID_DIS     RESERVED     WARN_ REFRE     RESERVED				RVED	1111 0000		
0x2E	STATUS 1	R	RESE	RVED	VB1_FLG	VB2_ FLG	VB3_ FLG	VB4_ FLG	ID1_FL G	ID2_FL G	0000 0000
0x2F	STATUS 2	R	ID3_ FLG	ID4_ FLG	TX1_FLG	TX2_ FLG	TX3_ FLG	TX4_ FLG	I/O1_ FLG	I/O2_ FLG	0000 0000



# I<sup>2</sup>C REGISTER MAP (continued)

Add.	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x30	STATUS 3	R	I/O3_ FLG	I/O4_ FLG	I/O5_FLG	I/O6_ FLG	LD_ON_ FLG	ID_OV	VIN2_ UV	VIN3_ UV	0000 0000
0x31	STATUS 4	R	GPO1_ OUTPUT	GPO2_ OUTPU T	GPO3_ OUTPUT	GPO4_ OUTPU T	GPO5_ OUTPU T	GPO6_ OUTPU T	RESE	RVED	0000 0000
0x32	WARN1	R	RESEF	RVED	VB_OC	ID_OC	RESE	RVED	OT_ WARN	ОТ	0000 0000
0x33	WARN2	R	I/O1	I/O2	I/O3	I/O4	I/O5	I/O6		-	0000 0000
0x34	MASK	R/W	RESEF	RESERVED VB_OC_ ID_OC_ RESERVED			RVED	OT_ WARN_ MSK	OT_ MSK	0000 0000	
0x36	IADJ	R/W						0000 0000			
ADC Re											
0x40	VB1_	R				MSB_8_BI	T_OF_VB1_	-			-
0x41				RESE	RVED				IT_OF_VB1	_CURRENT	-
0x42	VB2_	. <u>R</u>				MSB_8_BI	T_OF_VB2_				•
0x43 0x44	CURRENT VB3	R R		RESE	RVED		T_OF_VB3_		II_OF_VB2	_CURRENT	
0x44 0x45	CURRENT			DECE	RVED	IVISD_0_DI	I_UF_VD3_			_CURRENT	
0x45 0x46	VB4	R		KL3L		MSB 8 BI	T_OF_VB4_				
0x40 0x47				RESE	RVED	1010D_0_DI	1_01_004_		IT OF VB4	_CURRENT	
0x48	ID1	R		REGE		MSB 8 B	T_OF_ID1_		II_0I_VB4		
0x49	VOLTAGE			RESE	RVED				BIT OF ID1	VOI TAGE	
0x4A	ID2	R		RESERVED LSB_4_BIT_OF_ID1_VOLTAGE							
0x4B	VOLTAGE			RESERVED LSB_4_BIT_OF_ID2_VOLTAGE							
0x4C	ID3_	R		MSB_8_BIT_OF_ID3_VOLTAGE							
0x4D	VOLTAGE	R		RESERVED LSB_4_BIT_OF_ID3_VOLTAGE							
0x4E	ID4_	R		MSB_8_BIT_OF_ID4_VOLTAGE							
0x4F	VOLTAGE	R		RESE	RVED				BIT_OF_ID4	_VOLTAGE	
0x50	TX1_	R				MSB_8_BI	T_OF_TX1_				
0x51	CURRENT			RESE	RVED				IT_OF_TX1	_CURRENT	•
0x52	TX2_	R				MSB_8_BI	T_OF_TX2_				-
0x53	CURRENT			RESE	RVED				IT_OF_TX2	_CURRENT	•
0x54	TX3_	R				MSB_8_BIT_OF_TX3_CURRENT					-
0x55	CURRENT			RESE	RVED		LSB_4_BIT_OF_TX3_CURRENT B_BIT_OF_TX4_CURRENT				
0x56	TX4_	R		DEOF		MSB_8_BI	1_0F_1X4_				
0x57	CURRENT	· R R		RESE	RVED				11_OF_1X4	_CURRENT	
0x58 0x59	I/O1_ VOLTAGE			DESE	RVED		T_OF_I/O1_			_VOLTAGE	
0x59 0x5A	I/02	R		RL3L		MSB 8 BI	T_OF_I/O2_				
0x5B	VOLTAGE			RESE	RVED	100D_0_DI	<u> _0 _//02</u>			_VOLTAGE	
0x5C	1/03	R		REGE		MSB 8 BI	T_OF_I/O3_		11_01_#02		
0x5D	VOLTAGE			RESE	RVED				IT OF I/03	VOLTAGE	
0x5E	I/04	R				MSB 8 BI	T OF I/O4		,00		
0x5F	VOLTAGE			MSB_8_BIT_OF_I/O4_VOLTAGE           RESERVED         LSB_4_BIT_OF_I/O4_VOLTAGE							
0x60	I/O5_	R		MSB_8_BIT_OF_I/O5_VOLTAGE							
0x61	VOLTAGE			RESERVED LSB_4_BIT_OF_I/O5_VOLTAGE							
0x62	I/O6_	R				MSB_8_BI	T_OF_I/O6_	VOLTAGE			
0x63	VOLTAGE	R		RESE	RVED			LSB_4_B		_VOLTAGE	
0x64	TEMP	R				MSB_8_BI	LOE_TEM	PERATURE			
0x65		R		RESE	RVED				T_OF_TEM	IPERATURE	
0x66	VIN2_	R				MSB_8_BI	T_OF_VIN2	_VOLTAGE			
0x67	VOLTAGE			RESE	RVED					2_VOLTAGE	
0x68	VIN3_	R				MSB_8_BI	T_OF_VIN3	_VOLTAGE			-
0x69	VOLTAGE	R		RESE	RVED			LSB_4_B	IT_OF_VIN3	B_VOLTAGE	



# I<sup>2</sup>C REGISTER DESCRIPTION


# CTL0 (00h)

#### Format: Unsigned binary

The CTL0 command enables the system and sets the VB voltage range, ID delay base time, and ADC mode.

Bits	Access	Bit Name	Default	Description				
D[7]	R/W	/ SYSEN	0	Enables the system by default. If the VIN1 and EN pin's voltages exceed their ULVO thresholds and the SYSEN bit is set to 1, the MP5490 starts to work. This bit also starts the time sequencing slot.				
				0: Disabled 1: Enabled				
				Sets the VB block's gain.				
D[6]	R/W	VB_GAIN	0	0: 1x Gain. The VB1–VB4 output is between -0.1V and -2.5V 1: 2x Gain. The VB1–VB4 output is between -0.1V and -5V. At the same time, its step is double that of the 1x gain				
D[5]	R/W	RESERVED	0	Reserved.				
			Sets the Idx current source and EML bias voltage start-up time. Calculate the start-up delay based on DELAY_SLOT x multiplied by DELAY_BASE_TIME.					
D[4:3]	R/W	DELAY_BASE_TIME	00	D[4:3]         Delay Base Time (ms)           00         0.25				
				01 0.5				
				10 1				
				11 2				
D[2]	R/W	RESERVED	1	Reserved.				
				Selects the ADC mode.				
D[1]	R/W	ADC_MODE	0	0: Single mode. The register data is a one-time sample 1: Average mode. The ADC transfers the average data (8 times) into the register				
D[0]	R/W	RESERVED	0	Reserved.				

Figure 12 shows the time delays set by DELAY\_BASE\_TIME.






# CTL1 (01h)

Format: Unsigned binary

The CTL1 command enables the ID block and sets the start-up delay slot.

Bits	Access	Bit Name	Default	Description			
D[7]	R/W	ID_EN	0	Enables the ID block. This bit is masked if ID_DELAY_SLOT is not set to 000.			
	N/ V V		0	0: Disabled 1: Enabled			
				is set. All ID Calculate the	ult ldx turn-on delay o channels start up e start-up delay ba DELAY_BASE_TIME	with the sar sed on ID_	me delay slot.
D[6:4]	R/W	ID_DELAY_SLOT	000	D[6:4]	Slot	D[6:4]	Slot
				000	Enable digital EN	100	Slot 4
				001	Slot 1	101	Slot 5
				010	Slot 2	110	Slot 6
				011	Slot 3	111	Slot 7
				Enables the II	D1 output.		
D[3]	R/W	ID1_EN	1	0: Disabled 1: Enabled			
				Enables the II	D2 output.		
D[2]	R/W	ID2_EN	1	0: Disabled 1: Enabled			
				Enables the II	D3 output.		
D[1]	D[1] R/W ID	ID3_EN	1	0: Disabled 1: Enabled			
				Enables the II	D4 output.		
D[0]	[0] R/W ID4_EN	1	0: Disabled 1: Enabled				

Figure 13 shows the turn-on delays set by ID\_DELAY\_SLOT.






# CTL2 (02h)

Format: Unsigned binary

The CTL2 command enables the VB bloc and sets the and start-up delay.

Bits	Access	Bit Name	Default	Description			
רוק	R/W	VB_EN	0	Enables the VB block. This bit is masked if VB_DELAY_SLOT is not equal to 000.			
D[7]	N/ V V	VD_EN	0	0: Disabled 1: Enabled			
				bit is set. All Calculate the	ult VBx turn-on dela VB channels start u e start-up delay ba DELAY_BASE_TIME	p with the sa sed on VB_	me delay slot.
D[6:4]	R/W	VB_DELAY_SLOT	000	D[6:4]	Slot	D[6:4]	Slot
				000	Enable digital EN	100	Slot 4
				001	Slot 1	101	Slot 5
				010	Slot 2	110	Slot 6
				011	Slot 3	111	Slot 7
				Enables the \	/B1 output.		
D[3]	R/W	VB1_EN	1	0: Disabled 1: Enabled			
				Enables the \	/B2 output.		
D[2]	R/W	VB2_EN	1	0: Disabled 1: Enabled			
				Enables the \	/B3 output.		
D[1]	D[1] R/W VB3_EN	VB3_EN	1	0: Disabled 1: Enabled			
				Enables the \	/B4 output.		
D[0]	D[0] R/W VB4_EN	1	0: Disabled 1: Enabled				

Figure 14 shows the turn-on delays set by VB\_DELAY\_SLOT.





# CTL3 (03h)

Format: Unsigned binary

The CTL3 command enables the I/Ox pins.

Bits	Access	Bit Name	Default	Description
ודוס	R/W	I/O_EN	0	Enables the I/O block. Each I/O port can operate after this bit is enabled.
D[7]	r/ v v	I/O_EN	0	0: Disabled 1: Enabled
				Enables the I/O1 output.
D[6]	R/W	I/O1_EN	1	0: Disabled 1: Enabled
				Enables the I/O2 output.
D[5]	R/W I/O2_EN	1	0: Disabled 1: Enabled	
		I/O3_EN	1	Enables the I/O3 output.
D[4]	R/W			0: Disabled 1: Enabled
				Enables the I/O4 output.
D[3]	R/W	I/O4_EN	1	0: Disabled 1: Enabled
				Enables the I/O5 output.
D[2]	D[2] R/W I/O5_EN 1	1	0: Disabled 1: Enabled	
				Enables the I/O6 output.
D[1]	R/W	I/O6_EN	1	0: Disabled 1: Enabled
D[0]	R/W	RESERVED	0	Reserved.

# CTL4 (04h)

Format: Unsigned binary

The CTL4 command enables the TXx pin.

Bits	Access	Bit Name	Default	Description
רוק	DI71 R/W 1	TX_EN	0	Enables the MPD current measurement block. Each TX port can operate after this bit is enabled.
D[7]	r/vv	TA_EN	0	0: Disabled 1: Enabled
	D[6] R/W TX1_EN			Enables the TX1 output.
D[6]		1	0: Disabled 1: Enabled	
				Enables the TX2 output.
D[5]	R/W	TX2_EN	1	0: Disabled 1: Enabled
				Enables the TX3 output.
D[4]	D[4] R/W TX3_EN	1	0: Disabled 1: Enabled	



D[3]	R/W	TX4_EN	1	Enables the TX4 output. 0: Disabled 1: Enabled
D[2:0]	R/W	RESERVED	000	Reserved.

# ID1 (07h/08h)

Format: Unsigned binary

The ID1 command sets the ID1 pin's current and slew rate.

#### ID1 (07h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID1_ CURRENT	0000 0000	Set the ID1 current from 0mA to 250mA via the ID1 registers (07h, bits D[7:0] and 08h, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.

#### ID1 (08h)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID1 slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID1_ CURRENT	00	Set the ID1 current from 0mA to 250mA via the ID1 registers (07h, bits D[7:0] and 08h, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.

# ID2 (09h/0Ah)

Format: Unsigned binary

The ID2 command sets the ID2 pin's current and slew rate.

# ID2 (09h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID2_ CURRENT	0000 0000	Set the ID2 current from 0mA to 250mA via the ID2 registers (09h, bits D[7:0] and 0Ah, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.



## ID2 (0Ah)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID2 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID2_ CURRENT	00	Set the ID2 current from 0mA to 250mA via the ID2 registers (09h, bits D[7:0] and 0Ah, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this
D[1:0]	R/W		00	

## ID3 (0Bh/0Ch)

Format: Unsigned binary

The ID3 command sets the ID3 pin's current and slew rate.

## ID3 (0Bh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID3_ CURRENT	0000 0000	Set the ID3 current from 0mA to 250mA via the ID3 registers (0Bh, bits D[7:0] and 0Ch, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.

## ID3 (0Ch)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID3 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID3_ CURRENT	00	Set the ID3 current from 0mA to 250mA via the ID3 registers (0Bh, bits D[7:0] and 0Ch, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.



## ID4 (0Dh/0Eh)

Format: Unsigned binary

The ID4 command sets the ID4 pin's current and slew rate.

#### ID4 (0Dh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID4_ CURRENT	0000 0000	Set the ID4 current from 0mA to 250mA via the ID4 registers (0Dh, bits D[7:0] and 0Eh, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.

## ID4 (0Eh)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID4 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID4_ CURRENT	00	Set the ID4 current from 0mA to 250mA via the ID4 registers (0Dh, bits D[7:0] and 0Eh, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these registers to 00 may shutdown this IC or result in an offset current.

## VB1 (0Fh/10h)

#### Format: Unsigned binary

The VB1 command sets the VB1 pin's voltage.

#### VB1 (0Fh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ VB1_VOLTAGE	0000 0000	Sets the VB1 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB1 voltage is set via the VB1 registers (0Fh, bits D[7:0], and 10h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB1 voltage = $-2.5mV \times Decimal$ (register value).
				If VB_GAIN = 1, each step is $-5mV$ , and the VB1 voltage = $-5mV \times Decimal$ (register value).

#### VB1 (10h)

Bits	Access	Bit Name	Default	Description
D[7:2]	R/W	RESERVED	0000 00	Reserved.



D[1:0]	R/W	LSB_2_BIT_OF_ VB1_VOLTAGE	00	Sets the VB1 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB1 voltage is set via the VB1 registers (0Fh, bits D[7:0], and 10h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB1 voltage = -2.5mV x Decimal (register value).
				If VB_GAIN = 1, each step is $-5mV$ , and the VB1 voltage = $-5mV \times Decimal$ (register value).

# VB2 (11h/12h)

Format: Unsigned binary

The VB2 command sets the VB2 pin's voltage.

#### VB2 (11h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ VB2_VOLTAGE	0000 0000	Sets the VB2 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB2 voltage is set via the VB2 registers (11h, bits D[7:0], and 12h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB2 voltage = -2.5mV x Decimal (register value).
				If VB_GAIN = 1, each step is $-5mV$ , and the VB2 voltage = $-5mV \times Decimal$ (register value).

#### VB2 (12h)

Bits	Access	Bit Name	Default	Description
D[7:2]	R/W	RESERVED	0000 00	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ VB2_VOLTAGE	00	Sets the VB2 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB2 voltage is set via the VB2 registers (11h, bits D[7:0], and 12h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB2 voltage = -2.5mV x Decimal (register value). If VB_GAIN = 1, each step is -5mV, and the VB2 voltage = -5mV x Decimal (register value).

#### VB3 (13h/14h)

Format: Unsigned binary

The VB3 command sets the VB3 pin's voltage.

# VB3 (13h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ VB3_VOLTAGE	0000 0000	Sets the VB3 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB3 voltage is set via the VB3 registers (13h, bits D[7:0], and 14h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB3 voltage = $-2.5mV \times Decimal$ (register value).
				If VB_GAIN = 1, each step is -5mV, and the VB3 voltage = -5mV x Decimal (register value).



# VB3 (14h)

	Bits	Access	Bit Name	Default	Description
ľ	D[7:2]	R/W	RESERVED	0000 00	Reserved.
	D[1:0]	R/W	LSB_2_BIT_OF_ VB3_VOLTAGE	00	Sets the VB3 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB3 voltage is set via the VB3 registers (13h, bits D[7:0], and 14h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB3 voltage = -2.5mV x Decimal (register value). If VB_GAIN = 1, each step is -5mV, and the VB3 voltage =
					If VB_GAIN = 1, each step is -5mV, and the VB3 voltage -5mV x Decimal (register value).

# VB4 (15h/16h)

Format: Unsigned binary

The VB4 command sets VB4 voltage.

#### VB4 (15h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ VB4_VOLTAGE	0000 0000	Sets the VB4 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB4 voltage is set via the VB4 registers (15h, bits D[7:0], and 16h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB4 voltage = -2.5mV x Decimal (register value). If VB_GAIN = 1, each step is -5mV, and the VB4 voltage = -5mV x Decimal (register value).

#### VB4 (16h)

Bits	Access	Bit Name	Default	Description
D[7:2]	R/W	RESERVED	0000 00	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ VB4_VOLTAGE	00	Sets the VB4 pin's voltage from -0.1V to -2.5V or -0.1V to -5V, which is determined by the VB_GAIN bit. The VB4 voltage is set via the VB4 registers (15h, bits D[7:0], and 16h, bits D[1:0]). If VB_GAIN = 0, each step is -2.5mV, and the VB4 voltage = -2.5mV x Decimal (register value). If VB_GAIN = 1, each step is -5mV, and the VB4 voltage = -5mV x Decimal (register value).

# I/O\_CONFIG (18h)

**Format:** Unsigned binary

The I/O\_CONFIG command sets the I/Ox pin's function.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	I/O1	0	Sets the I/O1 pin's mode selection. 0: ADC input 1: GPO
D[6]	R/W	I/O2	0	Sets the I/O2 pin's mode selection. 0: ADC input 1: GPO



#### MP5490 - ID AND EML BIAS FOR QSFP OPTICAL MODULES

D[5]	R/W	I/O3	0	Sets the I/O3 pin's mode selection. 0: ADC input 1: GPO
D[4]	R/W	1/04	0	Sets the I/O4 pin's mode selection. 0: ADC input 1: GPO
D[3]	R/W	I/O5	0	Sets the I/O5 pin's mode selection. 0: ADC input 1: GPO
D[2]	R/W	I/O6	0	Sets the I/O6 pin's mode selection. 0: ADC input 1: GPO
D[1:0]	R/W	RESERVED	00	Reserved.

# GPO\_CONFIG (19h)

Format: Unsigned binary

The GPO\_CONFIG command sets the output status for the I/O1~I/O6 pins.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	GPO1	0	Sets the I/O1 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[6]	R/W	GPO2	0	Sets the I/O2 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[5]	R/W	GPO3	0	Sets the I/O3 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[4]	R/W	GPO4	0	Sets the I/O4 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[3]	R/W	GPO5	0	Sets the I/O5 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[2]	R/W	GPO6	0	Sets the I/O6 pin's default output if GPO mode is selected. 0: Output low 1: Output high
D[1:0]	R/W	GPO1	00	Reserved.



# GPO\_PULL-UP (1Ah)

Format: Unsigned binary

The GPO\_PULL-UP command sets the default structure of the I/Ox pin's output.

Bits	Access	Bit Name	Default	Description
				Sets the default structure of the I/O1 pin's output if GPO mode is selected.
D[7]	R/W	PL1	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
				Sets the default structure of the I/O2 pin's output if GPO mode is selected.
D[6]	R/W	PL2	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
				Sets the default structure of the I/O3 pin's output if GPO mode is selected.
D[5]	R/W PL3 0	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high	
				Sets the default structure of the I/O4 pin's output if GPO mode is selected.
D[4]	R/W	PL4	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
				Sets the default structure of the I/O5 pin's output if GPO mode is selected.
D[3]	R/W	PL5	0	0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
		PL6	0	Sets the default structure of the I/O6 pin's output if GPO mode is selected.
D[2]	R/W			0: Open-drain output 1: Push-pull output. Internally pull up to the VIN2 voltage when it outputs high
D[1:0]	R/W	RESERVED	00	Reserved.

# THRESHOLD1 (1Bh)

Format: Unsigned binary

The THRESHOLD1 command sets the EML (VBx) current limit.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	CURRENT_ THRESHOLD	1111 1111	Sets the EML (VB) current limit threshold. When the monitored VB1–VB4 current exceeds this threshold based on the 8 MSB from the ADC, the INT pin sends an alarm. This threshold's step (230.4 $\mu$ A). For example, to set a 30mA current limit, set these bits to = BIN (30mA/230.4 $\mu$ A) = 1000 0010.



# THRESHOLD2 (1Ch)

Format: Unsigned binary

The THRESHOLD2 command sets the Idx pin's voltage limit.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	ID_VOLTAGE_ THRESHOLD	1111 1111	Sets the Idx pin's voltage limit. When the monitored ID1–ID4 voltage exceeds this threshold based on the 8 MSB from the ADC, the INT pin sends an alarm. This threshold's step (14.656mV).
				For example, to set a 2V voltage limit, set these bits = BIN (2V/14.656mV) = 1000 1000.

# THRESHOLD\_IO1\_HIGH (1Dh)

Format: Unsigned binary

The THRESHOLD\_IO1\_HIGH command sets the high threshold for the I/O1 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_I01_H	1111 1111	Sets the high threshold for the I/O1 port when ADC mode is active. If the I/O1 port is set to ADC mode and the monitored I/O1 voltage exceeds the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).
				For example, to set a 2V over-voltage (OV) limit, configure these bits = BIN $(2V/9.76mV) = 1100 \ 1101$ .

# THRESHOLD\_IO1\_LOW (1Eh)

Format: Unsigned binary

The THRESHOLD\_IO1\_LOW command sets the low threshold for the I/O1 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_l01_L	0000 0000	Sets the low threshold for the I/O1 port when ADC mode is active. If the I/O1 port is set to ADC mode and the monitored I/O1 voltage falls below the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm. This threshold's step (9.76mV). For example, to set a 0.1V under-voltage (UV) limit, configure these bits = BIN (0.1V/9.76mV) = 0000 1010.

# THRESHOLD\_IO2\_HIGH (1Fh)

Format: Unsigned binary

The THRESHOLD\_IO2\_HIGH command sets the high threshold for the I/O2 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_I02_H	1111 1111	Sets the high threshold for the I/O2 port when ADC mode is active. If the I/O2 port is set to ADC mode and the monitored I/O2 voltage exceeds the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step $(9.76 \text{mV})$ .



# THRESHOLD\_IO2\_LOW (20h)

Format: Unsigned binary

The THRESHOLD\_IO2\_LOW command sets the low threshold for the I/O2 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_102_L	0000 0000	Sets the low threshold for the I/O2 port when ADC mode is active. If the I/O2 port is set to ADC mode and the monitored I/O2 voltage falls below the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

# THRESHOLD\_IO3\_HIGH (21h)

Format: Unsigned binary

The THRESHOLD\_IO3\_HIGH command sets the high threshold for the I/O3 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_103_H	1111 1111	Sets the high threshold for the I/O3 port when ADC mode is active. If the I/O3 port is set to ADC mode and the monitored I/O3 voltage exceeds the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

# THRESHOLD\_IO3\_LOW (22h)

Format: Unsigned binary

The THRESHOLD\_IO3\_LOW command sets the low threshold of I/O3 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_103_L	0000 0000	Sets the low threshold for the I/O3 port when ADC mode is active. If the I/O3 port is set to ADC mode and the monitored I/O3 voltage falls below the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

## THRESHOLD\_IO4\_HIGH (23h)

Format: Unsigned binary

The THRESHOLD\_IO4\_HIGH command sets the high threshold for the I/O4 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_IO4_H	1111 1111	Sets the high threshold for the I/O4 port when ADC mode is active. If the I/O4 port is set to ADC mode and the monitored I/O4 voltage exceeds the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

## THRESHOLD\_IO4\_LOW (24h)

Format: Unsigned binary

The THRESHOLD\_IO4\_LOW command sets the low threshold for the I/O4 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_104_L	0000 0000	Sets the low threshold for the I/O4 port when ADC mode is active. If the I/O4 port is set to ADC mode and the monitored I/O4 voltage falls below the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).



# THRESHOLD\_IO5\_HIGH (25h)

Format: Unsigned binary

The THRESHOLD\_IO5\_HIGH command sets the high threshold for the I/O5 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_105_H	1111 1111	Sets the high threshold for the I/O5 port when ADC mode is active. If the I/O5 port is set to ADC mode and the monitored I/O5 voltage exceeds the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

# THRESHOLD\_IO5\_LOW (26h)

Format: Unsigned binary

The THRESHOLD\_IO5\_LOW command sets the low threshold for the I/O5 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_105_L	0000 0000	Sets the low threshold for the I/O5 port when ADC mode is active. If the I/O5 port is set to ADC mode and the monitored I/O5 voltage falls below the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

# THRESHOLD\_IO6\_HIGH (27h)

Format: Unsigned binary

The THRESHOLD\_IO6\_HIGH command sets the high threshold for the I/O6 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_IO6_H	1111 1111	Sets the high threshold for the I/O6 port when ADC mode is active. If the I/O6 port is set to ADC mode and the monitored I/O6 voltage exceeds the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).

## THRESHOLD\_IO6\_LOW (28h)

Format: Unsigned binary

The THRESHOLD\_IO6\_LOW command sets the low threshold for the I/O6 port.

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	T_106_L	0000 0000	Sets the low threshold for the I/O6 port when ADC mode is active. If the I/O6 port is set to ADC mode and the monitored I/O6 voltage falls below the threshold based on the 8 MSB from the ADC, the INT pin sends an alarm This threshold's step (9.76mV).



# PROTECT (29h)

Format: Unsigned binary

The PROTECT command sets the Idx short-circuit protection (SCP) mode.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	ID_SCP_MODE	0	Sets the ldx protection mode when the laser triggers SCP. If latch-off mode is enabled, the output can be re-enabled again by $V_{IN1}$ under-voltage lockout (UVLO), $V_{IN2}$ UVLO, the LD_ON pin's UVLO, EN pin UVLO, or the digital EN bits (including the ID_EN bit and respective Idx_EN bit). 0: Auto-recovery 1: Latch-off
D[6:0]	R/W	RESERVED	000 0000	Reserved.

# ADCM1 (2Ah)

## Format: Unsigned binary

The ADCM1 command enables the ADCs for the VBx current and Idx voltage.

Bits	Access	Bit Name	Default	Description
				ADC manager. The high bit enables the current ADC for VB1.
D[7]	R/W	IVB1	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the current ADC for VB2.
D[6]	R/W	IVB2	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the current ADC for VB3.
D[5]	R/W	IVB3	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the current ADC for VB4.
D[4]	R/W	IVB4	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the voltage ADC for ID1.
D[3]	R/W	VID1	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the voltage ADC for ID2.
D[2]	R/W	VID2	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the voltage ADC for ID3.
D[1]	R/W	VID3	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the voltage ADC for ID4.
D[0]	R/W	VID4	1	0: Disabled 1: Enabled



# ADCM2 (2Bh)

Format: Unsigned binary

The ADCM2 command enables the ADCs for the TXx current and I/O1–I/O4 ports.

Bits	Access	Bit Name	Default	Description
				ADC manager. The high bit enables the current ADC for TX1.
D[7]	R/W	TX1	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the current ADC for TX2.
D[6]	R/W	TX2	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the current ADC for TX3.
D[5]	R/W	TX3	1	0: Disabled 1: Enabled
				ADC manager. The high bit enables the current ADC for TX4.
D[4]	R/W	TX4	1	0: Disabled 1: Enabled
DI21	R/W	I/O1	1	ADC manager. The high bit enables the ADC input for I/O1. This bit is auto-disabled in GPO mode.
D[3]	R/VV			0: Disabled 1: Enabled
DIal	R/W			ADC manager. The high bit enables the ADC input for I/O2. This bit is auto-disabled in GPO mode.
D[2]	R/VV	1/02	1	0: Disabled 1: Enabled
D[1]	R/W	I/O3	1	ADC manager. The high bit enables the ADC input for I/O3. This bit is auto-disabled in GPO mode.
D[1]	R/W			0: Disabled 1: Enabled
סוסו	R/W	1/04	1	ADC manager. The high bit enables the ADC input for I/O4. This bit is auto-disabled in GPO mode.
D[0]	Γ./ V V	I/O4	1	0: Disabled 1: Enabled

# ADCM3 (2Ch)

Format: Unsigned binary

The ADCM3 command enables the ADCs for the I/O5–I/O6 ports, TEMP, VIN2, and VIN3.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	I/O5	1	<ul><li>ADC manager. The high bit enables the ADC input for I/O5.</li><li>This bit is auto-disabled in GPO mode.</li><li>0: Disabled</li><li>1: Enabled</li></ul>
D[6]	R/W	I/O6	1	<ul><li>ADC manager. The high bit enables the ADC input for I/O6.</li><li>This bit is auto-disabled in GPO mode.</li><li>0: Disabled</li><li>1: Enabled</li></ul>



# MP5490 - ID AND EML BIAS FOR QSFP OPTICAL MODULES

D[5]	R/W	TEMP	1	ADC manager. The high bit enables the temperature ADC. 0: Disabled 1: Enabled
D[4]	R/W	VIN2	1	ADC manager. The high bit enables the voltage ADC for VIN2. 0: Disabled 1: Enabled
D[3]	R/W	VIN3	1	ADC manager. The high bit enables the voltage ADC for VIN3. 0: Disabled 1: Enabled
D[2:0]	R/W	RESERVED	000	Reserved.

# CONFIG (2Dh)

Format: Unsigned binary

The CONFIG command enables the VB/ID discharge functions and refreshes the I<sup>2</sup>C.

Bits	Access	Bit Name	Default	Description
D[7:6]	R/W	RESERVED	11	Reserved.
				Enables the VB discharge feature.
D[5]	R/W	VB_DISCHARGE	1	0: Do not discharge 1: Discharge when VBx is disabled
	D[4] R/W ID_DISCHARGE 1		Enables the ID discharge feature.	
D[4]		1	0: Do not discharge 1: Discharge when Idx is disabled	
D[3]	R/W	RESERVED	0	Reserved.
				Refreshes all I <sup>2</sup> C codes to their default values.
D[2]	R/W	WARN_REFRESH	0	0: Do not refresh 1: Forced refresh then auto-recover to 0
D[1:0]	R/W	RESERVED	00	Reserved.

# STATUS1 (2Eh)

Format: Unsigned binary

The STATUS1 command enables the operation status of VB1–VB4, ID1, and ID2.

Bits	Access	Bit Name	Default	Description
D[7:6]	R	RESERVED	00	Reserved.
D[5]	R	VB1_FLG	0	Enables VB1 operation. 0: Disabled 1: Enabled
D[4]	R	VB2_FLG	0	Enables VB2 operation. 0: Disabled 1: Enabled
D[3]	R	VB3_FLG	0	Enables VB3 operation. 0: Disabled 1: Enabled



D[2]	R	VB4_FLG	0	Enables VB4 operation. 0: Disabled 1: Enabled
D[1]	R	ID1_FLG	0	Enables ID1 operation. 0: Disabled 1: Enabled
D[0]	R	ID2_FLG	0	Enables ID2 operation. 0: Disabled 1: Enabled

# STATUS2 (2Fh)

Format: Unsigned binary

The STATUS2 command enables the operation status of ID3, ID4, TX1–TX4, I/O1, and I/O2.

Bits	Access	Bit Name	Default	Description
				Enables ID3 operation.
D[7]	R	ID3_FLG	0	0: Disabled 1: Enabled
				Enables ID4 operation.
D[6]	R	ID4_FLG	0	0: Disabled 1: Enabled
				Enables TX1 measurement operation.
D[5]	R	TX1_FLG	0	0: Disabled 1: Enabled
				Enables TX2 measurement operation.
D[4]	R	TX2_FLG	0	0: Disabled 1: Enabled
				Enables TX3 measurement operation.
D[3]	R	TX3_FLG	0	0: Disabled 1: Enabled
				Enables TX4 measurement operation.
D[2]	R	TX4_FLG	0	0: Disabled 1: Enabled
				Enables I/O1 port operation.
D[1]	R	I/O1_FLG	0	0: Disabled 1: Enabled
				Enables I/O2 port operation.
D[0]	R	I/O2_FLG	0	0: Disabled 1: Enabled



# STATUS3 (30h)

Format: Unsigned binary

The STATUS3 command enables the operation status of I/O3–I/O6, LD\_ON, IDOV, VIN2\_UV, and VIN3\_UV.

Bits	Access	Bit Name	Default	Description
				Enables I/O3 port operation.
D[7]	R	I/O3_FLG	0	0: Disabled 1: Enabled
				Enables I/O4 port operation.
D[6]	R	I/O4_FLG	0	0: Disabled 1: Enabled
				Enables I/O5 port operation.
D[5]	R	I/O5_FLG	0	0: Disabled 1: Enabled
				Enables I/O6 port operation.
D[4]	R	I/O6_FLG	0	0: Disabled 1: Enabled
				Enables LD_ON EN operation.
D[3]	R	LD_ON_FLG	0	0: Disabled 1: Enabled
D[2]	R	ID_OV	0	Indicates the Idx voltage over-voltage (OV) status. If any Idx channel's output voltage exceeds the ID voltage threshold, this bit is set to 1.
				0: No OV status 1: There is an OV status
				Indicates the V <sub>IN2</sub> under-voltage lockout (UVLO) status.
D[1]	R	VIN2_UV	0	0: There is a UVLO status 1: No UVLO status
				Indicates the VIN3 UVLO status.
D[0]	R	VIN3_UV	0	0: There is a UVLO status 1: No UVLO status

## STATUS4 (31h)

Format: Unsigned binary

The STATUS4 command monitors the I/Ox status.

Bits	Access	Bit Name	Default	Description
D[7]	R	GPO1_OUTPUT	0	Indicates the GPO1 status when GPO mode is selected. If ADC mode is selected, do not use this bit. 0: Output low 1: Output high
D[6]	R	GPO2_OUTPUT	0	Indicates the GPO2 status when GPO mode is selected. If ADC mode is selected, do not use this bit. 0: Output low 1: Output high



D[5]	R	GPO3_OUTPUT	0	Indicates the GPO3 status when GPO mode is selected. If ADC mode is selected, do not use this bit. 0: Output low 1: Output high
D[4]	R	GPO4_OUTPUT	0	Indicates the GPO4 status when GPO mode is selected. If ADC mode is selected, do not use this bit. 0: Output low 1: Output high
D[3]	R	GPO5_OUTPUT	0	Indicates the GPO5 status when GPO mode is selected. If ADC mode is selected, do not use this bit. 0: Output low 1: Output high
D[2]	R	GPO6_OUTPUT	0	Indicates the GPO6 status when GPO mode is selected. If ADC mode is selected, do not use this bit. 0: Output low 1: Output high
D[1:0]	R	RESERVED	00	Reserved.

# WARN1 (32h)

Format: Unsigned binary

The WARN1 command monitors status of ID\_OC, OT\_WARN, OT and VB\_OC.

Bits	Access	Bit Name	Default	Description
D[7:6]	R	RESERVED	00	Reserved.
D[5]	R	VB_OC	0	Indicates whether there is a VBx over-current (OC) warning. If any VBx channel triggers the EML (VB) current threshold this bit is set to 1. This bit controls the INT pin.
				0: No OC warning 1: There is an OC warning
DI41	R			Indicates the Idx OC warning status. If any Idx voltage drops below 0.3V, this bit is set to 1. This bit controls the INT pin.
D[4]	ĸ	ID_OC	0	0: Good 1: Not good
D[3:2]	R	RESERVED	00	Reserved.
	R	OT WARN	0	Indicates whether there is an over-temperature (OT) warning. This bit controls the INT pin.
D[1]	ĸ	OT_WARN	0	0: No OT warning 1: There is an OT warning
סוסו	R	07	0	Indicates whether there is an OT fault. This bit controls the INT pin.
D[0]	r.	OT	0	0: No OT fault 1: There is an OT fault



# WARN2 (33h)

Format: Unsigned binary

The WARN2 command monitors the over-voltage (OV) and under-voltage (UV) statuses of I/O1–I/O6.

Bits	Access	Bit Name	Default	Description
D[7]	R	I/O1	0	Indicates whether the OV or UV threshold has been reached for I/O1 when it is an ADC port. The bit is set to 1 if a related condition occurs and controls the INT pin.
				0: No OV or UV status 1: There is an OV or UV status
D[6]	R	1/02	0	Indicates whether the OV or UV threshold has been reached for I/O2 when it is an ADC port. The bit is set to 1 if a related condition occurs and controls the INT pin.
				0: No OV or UV status 1: There is an OV or UV status
D[5]	R	I/O3	0	Indicates whether the OV or UV threshold has been reached for I/O3 when it is an ADC port. The bit is set to 1 if a related condition occurs and controls the INT pin.
				0: No OV or UV status 1: There is an OV or UV status
D[4]	R	I/O4	0	Indicates whether the OV or UV threshold has been reached for I/O4 when it is an ADC port. The bit is set to 1 if a related condition occurs and controls the INT pin.
				0: No OV or UV status 1: There is an OV or UV status
D[3]	R	1/05	0	Indicates whether the OV or UV threshold has been reached for I/O5 when it is an ADC port. The bit is set to 1 if a related condition occurs and controls the INT pin.
				0: No OV or UV status 1: There is an OV or UV status
D[2]	R	I/O6	0	Indicates whether the OV or UV threshold has been reached for I/O6 when it is an ADC port. The bit is set to 1 if a related condition occurs and controls the INT pin.
				0: No OV or UV status 1: There is an OV or UV status
D[1:0]	R	RESERVED	0	Reserved.

# MASK (34h)

Format: Unsigned binary

The MASK command masks off the INT pin's behavior.

Bits	Access	Bit Name	Default	Description
D[7:6]	R/W	RESERVED	00	Reserved.
D[5]	R/W	VB_OC_MSK	0	Masks the VB_OC bit and controls the INT pin. 0: Not masked 1: Masked
D[4]	R/W	ID_OC_MSK	0	Masks the ID_OC bit and controls the INT pin. 0: Not masked 1: Masked



D[3:2]	R/W	RESERVED	00	Reserved.
D[1]	R/W	OT_WARN_MSK	0	Masks the OT_WARN bit and controls the INT pin. 0: Not masked 1: Masked
D[0]	R/W	OT_MSK	0	Masks the OT and controls the INT pin. 0: Not masked 1: Masked

# IADJ (36h)

Format: Unsigned binary

The IADJ command sets the IADJ pin's sink/source current.

Bits	Access	Bit Name	Default	Description
D[7]	R/W		0	<ul> <li>0: Source current from the MP5490 to the buck's FB resistor divider to regulate the buck's output voltage lower</li> <li>1: Sink current from the buck's FB resistor divider to ground through the MP5490's IADJ pin. This can regulate buck's output voltage to exceed the voltage set by the FB resistor divider</li> </ul>
		IADJ_PROGRAM R/W 000		Bits D[6:0] of this command set the IADJ current. Each step is $0.122\mu$ A.
			000 0000	When selecting the source: The IADJ current is $0.122\mu$ A x Decimal (register value). The buck converter's output can be calculated with the following equation:
D[6:0]	R/W			$\left(1 + \frac{R_{TOP}}{R_{BOT}}\right) x V_{FB} - R_{TOP} x IADJ$
-[0:0]				Where $R_{TOP}$ and $R_{BOT}$ are the buck converter's feedback resistors, and $V_{FB}$ is the buck's reference voltage.
				When selecting the sink: The IADJ current is $15.5\mu$ A – $0.122\mu$ A x decimal (register value). The buck converter's output can be calculated with the following equation:
				$\left(1+\frac{R_{TOP}}{R_{BOT}}\right) x V_{FB} + R_{TOP} x IADJ$

# VB1\_CURRENT (40h/41h)

# Format: Direct

The VB1\_CURRENT command monitors the VB1 current's ADC value.

# VB1\_CURRENT (40h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ VB1_CURRENT	0000 0000	The VB1 current is stored in the VB1_CURRENT registers (40h, bits D[7:0], and 41h, bits D[3:0]). Each step is $14.4\mu$ A. The current is $14.4\mu$ A x Decimal (register value).

# VB1\_CURRENT (41h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ VB1_CURRENT	0000	The VB1 current is stored in the VB1_CURRENT registers (40h, bits D[7:0], and 41h, bits D[3:0]). Each step is $14.4\mu$ A. The current is $14.4\mu$ A x Decimal (register value).



# VB2\_CURRENT (42h/43h)

#### Format: Direct

The VB2\_CURRENT command monitors the VB2 current's ADC value.

## VB2\_CURRENT (42h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ VB2_CURRENT	0000 0000	The VB2 current is stored in the VB2_CURRENT registers (42h, bits D[7:0], and 43h, bits D[3:0]). Each step is 14.4 $\mu$ A. The current is 14.4 $\mu$ A x Decimal (register value).

#### VB2\_CURRENT (43h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ VB2_CURRENT	0000	The VB2 current is stored in the VB2_CURRENT registers (42h, bits D[7:0], and 43h, bits D[3:0]). Each step is $14.4\mu$ A. The current is $14.4\mu$ A x Decimal (register value).

## VB3\_CURRENT (44h/45h)

#### Format: Direct

The VB3\_CURRENT command monitors the VB3 current's ADC value.

#### VB3\_CURRENT (44h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ VB3_CURRENT	0000 0000	The VB3 current is stored in the VB3_CURRENT registers (44h, bits D[7:0], and 45h, bits D[3:0]). Each step is $14.4\mu$ A. The current is $14.4\mu$ A x Decimal (register value).

## VB3\_CURRENT (45h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ VB3_CURRENT	0000	The VB3 current is stored in the VB3_CURRENT registers (44h, bits D[7:0], and 45h, bits D[3:0]). Each step is 14.4 $\mu$ A. The current is 14.4 $\mu$ A x Decimal (register value).

#### VB4\_CURRENT (46h/47h)

#### Format: Direct

The VB4\_CURRENT command monitors the VB4 current's ADC value.

#### VB4\_CURRENT (46h)

Bi	ts	Access	Bit Name	Default	Description
D[7	:0]	R	MSB_8_BIT_OF_ VB4_CURRENT	0000 0000	The VB4 current is stored in the VB4_CURRENT registers (46h, bits D[7:0], and 47h, bits D[3:0]). Each step is 14.4 $\mu$ A. The current is 14.4 $\mu$ A x Decimal (register value).

#### VB4\_CURRENT (47h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ VB4_CURRENT	0000	The VB4 current is stored in the VB4_CURRENT registers (46h, bits D[7:0], and 47h, bits D[3:0]). Each step is $14.4\mu$ A. The current is $14.4\mu$ A x Decimal (register value).



# ID1\_VOLTAGE (48h/49h)

## Format: Direct

The ID1\_VOLTAGE command monitors the ID1 voltage's ADC value.

## ID1\_VOLTAGE (48h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ ID1_VOLTAGE	0000 0000	The ID1 voltage is stored in the ID1_VOLTAGE registers (48h, bits D[7:0], and 49h, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).

## ID1\_VOLTAGE (49h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ ID1_VOLTAGE	0000	The ID1 voltage is stored in the ID1_VOLTAGE registers (48h, bits D[7:0], and 49h, bits D[3:0]). Each step is $0.916mV$ . The voltage is $0.916mV \times Decimal$ (register value).

## ID2\_VOLTAGE (4Ah/4Bh)

#### Format: Direct

The ID2\_VOLTAGE command monitors the ID2 voltage's ADC value.

#### ID2\_VOLTAGE (4Ah)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ ID2_VOLTAGE	0000 0000	The ID2 voltage is stored in the ID2_VOLTAGE registers (4Ah, bits D[7:0], and 4Bh, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).

## ID2\_VOLTAGE (4Bh)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ ID2_VOLTAGE	0000	The ID2 voltage is stored in the ID2_VOLTAGE registers (4Ah, bits D[7:0], and 4Bh, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).

## ID3\_VOLTAGE (4Ch/4Dh)

## Format: Direct

The ID3\_VOLTAGE command monitors ID3 voltage ADC value.

#### ID3\_VOLTAGE (4Ch)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ ID3_VOLTAGE	0000 0000	The ID3 voltage is stored in the ID3_VOLTAGE registers (4Ch, bits D[7:0], and 4Dh, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).

#### ID3\_VOLTAGE (4Dh)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ ID3_VOLTAGE	0000	The ID3 voltage is stored in the ID3_VOLTAGE registers (4Ch, bits D[7:0], and 4Dh, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).



# ID4\_VOLTAGE (4Eh/4Fh)

## Format: Direct

The ID4\_VOLTAGE command monitors the ID4 voltage's ADC value.

# ID4\_VOLTAGE (4Eh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ ID4_VOLTAGE	0000 0000	The ID4 voltage is stored in the ID4_VOLTAGE registers (4Eh, bits D[7:0], and 4Fh, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).

## ID4\_VOLTAGE (4Fh)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ ID4_VOLTAGE	0000	The ID4 voltage is stored in the ID4_VOLTAGE registers (4Eh, bits D[7:0], and 4Fh, bits D[3:0]). Each step is 0.916mV. The voltage is 0.916mV x Decimal (register value).

## TX1\_CURRENT (50h/51h)

## Format: Direct

The TX1\_CURRENT command monitors the TX1 current's ADC value.

## TX1\_CURRENT (50h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ TX1_CURRENT	0000 0000	The TX1 current is stored in the TX1_CURRENT registers (50h, bits D[7:0], and 51h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).

# TX1\_CURRENT (51h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ TX1_CURRENT	0000	The TX1 current is stored in the TX1_CURRENT registers (50h, bits D[7:0], and 51h, bits D[3:0]). Each step is 1.16 $\mu$ A. The current is 1.16 $\mu$ A x Decimal (register value).

## TX2\_CURRENT (52h/53h)

#### Format: Direct

The TX2\_CURRENT command monitors the TX2 current's ADC value.

#### TX2\_CURRENT (52h)

Bit	S	Access	Bit Name	Default	Description
D[7:	<b>)</b> ]	R	MSB_8_BIT_OF_ TX2_CURRENT	0000 0000	The TX2 current is stored in the TX2_CURRENT registers (52h, bits D[7:0], and 53h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).

#### TX2\_CURRENT (53h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ TX2_CURRENT	0000	The TX2 current is stored in the TX2_CURRENT registers (52h, bits D[7:0], and 53h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).



# TX3\_CURRENT (54h/55h)

#### Format: Direct

The TX3\_CURRENT command monitors the TX3 current's ADC value.

## TX3\_CURRENT (54h)

E	Bits	Access	Bit Name	Default	Description
D	[7:0]	R	MSB_8_BIT_OF_ TX3_CURRENT	0000 0000	The TX3 current is stored in the TX3_CURRENT registers (54h, bits D[7:0], and 55h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).

## TX3\_CURRENT (55h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ TX3_CURRENT	0000	The TX3 current is stored in the TX3_CURRENT registers (54h, bits D[7:0], and 55h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).

## TX4\_CURRENT (56h/57h)

#### Format: Direct

The TX4\_CURRENT command monitors the TX4 current's ADC value.

#### TX4\_CURRENT (56h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ TX4_CURRENT	0000 0000	The TX4 current is stored in the TX4_CURRENT registers (56h, bits D[7:0], and 57h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).

# TX4\_CURRENT (57h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ TX4_CURRENT	0000	The TX4 current is stored in the TX4_CURRENT registers (56h, bits D[7:0], and 57h, bits D[3:0]). Each step is $1.16\mu$ A. The current is $1.16\mu$ A x Decimal (register value).

## I/O1\_VOLTAGE (58h/59h)

## Format: Direct

The I/O1\_VOLTAGE command monitors the I/O1 voltage's ADC value.

#### I/O1\_VOLTAGE (58h)

E	Bits	Access	Bit Name	Default	Description
D	[7:0]	R	MSB_8_BIT_OF_ I/O1_VOLTAGE	0000 0000	The I/O1 voltage is stored in the I/O1_VOLTAGE registers (58h, bits D[7:0], and 59h, bits D[3:0]).Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

#### I/O1\_VOLTAGE (59h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ I/O1_VOLTAGE	0000	The I/O1 voltage is stored in the I/O1_VOLTAGE registers (58h, bits D[7:0], and 59h, bits D[3:0]).Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).



# I/O2\_VOLTAGE (5Ah/5Bh)

#### Format: Direct

The I/O2\_VOLTAGE command monitors the I/O2 voltage's ADC value.

## I/O2\_VOLTAGE (5Ah)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ I/O2_VOLTAGE	0000 0000	The I/O2 voltage is stored in the I/O2_VOLTAGE registers (5Ah, bits D[7:0], and 5Bh, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

#### I/O2\_VOLTAGE (5Bh)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ I/O2_VOLTAGE	0000	The I/O2 voltage is stored in the I/O2_VOLTAGE registers (5Ah, bits D[7:0], and 5Bh, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

## I/O3\_VOLTAGE (5Ch/5Dh)

#### Format: Direct

The I/O3\_VOLTAGE command monitors the I/O3 voltage's ADC value.

#### I/O3\_VOLTAGE (5Ch)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ I/O3_VOLTAGE	0000 0000	The I/O3 voltage is stored in the I/O3_VOLTAGE registers (5Ch, bits D[7:0], and 5Dh, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

## I/O3\_VOLTAGE (5Dh)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ I/O3_VOLTAGE	0000	The I/O3 voltage is stored in the I/O3_VOLTAGE registers (5Ch, bits D[7:0], and 5Dh, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

# I/O4\_VOLTAGE (5Eh/5Fh)

#### Format: Direct

The I/O4\_VOLTAGE command monitors the I/O4 voltage's ADC value.

#### I/O4\_VOLTAGE (5Eh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ I/O4_VOLTAGE	0000 0000	The I/O4 voltage is stored in the I/O4_VOLTAGE registers (5Eh, bits D[7:0], and 5Fh, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

#### I/O4\_VOLTAGE (5Fh)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ I/O4_VOLTAGE	0000	The I/O4 voltage is stored in the I/O4_VOLTAGE registers (5Eh, bits D[7:0], and 5Fh, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).



# I/O5\_VOLTAGE (60h/61h)

#### Format: Direct

The I/O5\_VOLTAGE command monitors the I/O5 voltage's ADC value.

## I/O5\_VOLTAGE (60h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ I/O5_VOLTAGE	0000 0000	The I/O5 voltage is stored in the I/O5_VOLTAGE registers (60h, bits D[7:0], and 61h, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

# I/O5\_VOLTAGE (61h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ I/O5_VOLTAGE	0000	The I/O5 voltage is stored in the I/O5_VOLTAGE registers (60h, bits D[7:0], and 61h, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

## I/O6\_VOLTAGE (62h/63h)

#### Format: Direct

The I/O6\_VOLTAGE command monitors the I/O6 voltage's ADC value.

#### I/O6\_VOLTAGE (62h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ I/O6_VOLTAGE	0000 0000	The I/O6 voltage is stored in the I/O6_VOLTAGE registers (62h, bits D[7:0], and 63h, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

## I/O6\_VOLTAGE (63h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ I/O6_VOLTAGE	0000	The I/O6 voltage is stored in the I/O6_VOLTAGE registers (62h, bits D[7:0], and 63h, bits D[3:0]). Each step is 0.61mV. The voltage is 0.61mV x Decimal (register value).

#### **TEMP (64h/65h)**

#### Format: Direct

The TEMP command monitors temperature ADC value.

#### TEMP (64h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ TEMPERATURE	0000 0000	The temperature is stored in the TEMP registers (64h, bits D[7:0], and 65h, bits D[3:0]). Each step is $0.074^{\circ}$ C. The temperature is $0.074 \times Decimal$ (register value) – $143^{\circ}$ C.

#### **TEMP (65h)**

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ TEMPERATURE	0000	The temperature is stored in the TEMP registers (64h, bits D[7:0], and 65h, bits D[3:0]). Each step is $0.074$ °C. The temperature is $0.074$ x Decimal (register value) – $143$ °C.



# VIN2\_VOLTAGE (66h/67h)

#### Format: Direct

The VIN2\_VOLTAGE command monitors the VIN2 voltage's ADC value.

## VIN2\_VOLTAGE (66h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ VIN2_VOLTAGE	0000 0000	The VIN2 voltage is stored in the VIN2_VOLTAGE registers (66h, bits D[7:0], and 67h, bits D[3:0]). Each step is 1.52mV. The voltage is 1.52mV x Decimal (register value).

# VIN2\_VOLTAGE (67h)

Bits	Access	Bit Name	Default	Description
D[7:4]	R	RESERVED	0000	Reserved.
D[3:0]	R	LSB_4_BIT_OF_ VIN2_VOLTAGE	0000	The VIN2 voltage is stored in the VIN2_VOLTAGE registers (66h, bits D[7:0], and 67h, bits D[3:0]). Each step is 1.52mV. The voltage is 1.52mV x Decimal (register value).

## VIN3\_VOLTAGE (68h/69h)

#### Format: Direct

The VIN3\_VOLTAGE command monitors the VIN3 voltage's ADC value.

#### VIN3\_VOLTAGE (68h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R	MSB_8_BIT_OF_ VIN3_VOLTAGE	0000 0000	The VIN3 voltage is stored in the VIN3_VOLTAGE registers (68h, bits D[7:0], and 69h, bits D[3:0]). Each step is -1.58mV. The voltage is -1.58mV x Decimal (register value).

## VIN3\_VOLTAGE (69h)

Bits	Access	Bit Name	Default	Description	
D[7:4]	R	RESERVED	0000	Reserved.	
D[3:0]	R	LSB_4_BIT_OF_ VIN3_VOLTAGE	0000	The VIN3 voltage is stored in the VIN3_VOLTAGE registers (68h, bits D[7:0], and 69h, bits D[3:0]). Each step is -1.58mV. The voltage is -1.58mV x Decimal (register value).	



# **APPLICATION INFORMATION**

## **Selecting the Output Capacitor**

The output capacitors (C5~C12) help to reduce noise. It is recommended to use  $1\mu$ F ceramic capacitors for the best performance.

## **Selecting the Input Capacitor**

For stable operation, decoupling capacitors (C1, C2, and C3) are required between the VIN1, VIN2, and VIN3 to GND pins. It is recommended to add a  $10\mu$ F ceramic capacitor to the VIN1, VIN2, and VIN3 pins.

## **IMON Setting**

The MP5490 can set 0.25mA/LSB for the Idx output, and it supports up to 250mA of current sourcing with a  $60.4k\Omega$  resistor connected from IMON to AGND.

#### **Design Example**


Table 2 lists a design example following the application guidelines for the specifications below.

V <sub>IN1</sub>	3.3V
V <sub>IN2</sub>	1.8V
V <sub>IN3</sub>	-3.3V
ID1–ID4	100mA
VB1–VB4	-1.2V


## **PCB Layout Guidelines**

PCB layout is critical for ripple rejection and thermal performance. For the best results, refer to Figure 15 and follow the guidelines below:

- 1. Place the input capacitors (C1 and C4) as close as possible to the VIN1/REF and AGND pins.
- 2. Place the output capacitors (C2 and C5–C8) as close as possible to the VIN2/ID1–ID4 and PGND pins.
- 3. Place the output capacitor (C3 and C9–C12) as close as possible to the VIN3/VB1–VB4 and PGND pins.
- 4. Connect the input and output capacitors' GND to the PGND pins with a short and wide trace.



Top Layer



Bottom Layer Figure 15: Recommended PCB Layout



# **TYPICAL APPLICATION CIRCUIT**






Figure 16: Typical Application Circuit




# **PACKAGE INFORMATION**

WLCSP-36 (3mmx4.25mm)






TOP VIEW



SIDE VIEW



**RECOMMENDED LAND PATTERN** 

#### NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.


2) BALL COPLANARITY SHALL BE 0.05 MILLIMETER MAX.


3) JEDEC REFERENCE IS MO-211.

4) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**





Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP5490GC- xxxx-Z	WLCSP-36 (3mmx4.25mm)	5000	N/A	N/A	13in	12mm	8mm



# **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	5/10/2024	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.