

## **25 MHz Precision Operational Amplifiers**

### Features

- · Gain Bandwidth Product: 25 MHz (typical)
- Slew Rate: 30 V/µs (typical at V<sub>DD</sub> = 5.5V)
- Total Harmonic Distortion (THD):
- -106 dBc (typical) at 1 kHz and 2 V<sub>P-P</sub>
   Input Offset Voltage: ±50 μV (maximum, V<sub>CM</sub> = 0.1V)
- Input Offset Voltage Drift:
- $\pm 0.5 \ \mu\text{V/}^{\circ}\text{C}$  (maximum, V<sub>CM</sub> = 0.1V)
- Rail-to-Rail: Input/Output (I/O)
- Power Supply: 2.2V to 5.5V
- Single or Dual (Split) Supplies
- Quiescent Current: 2.5 mA/channel (typical)
- Shutdown Pin (MCP60823 only)
- Enhanced Electromagnetic Interference (EMI)
   Protection:
  - EMI Rejection Ratio (EMIRR): 85 dB at 2.4 GHz (typical)
- Extended Temperature Range: -40 °C to +125 °C
- · Packaging:
  - 5-Lead SOT-23 (MCP60821 only)
  - 5-Lead SC70 (MCP60821U only)
  - 6-Lead SOT-23 (MCP60823 only)

## **Typical Applications**

- Communications
- Test and Measurement
- Communications
- Medical
- Active Filters
- High Speed Amplifiers
- · Wireless Networking
- · Analog-to-Digital Converter (ADC) Driver
- Digital-to-Analog Converter (DAC) Buffer

### Description

The MCP60821/1U/3 operational amplifiers operate on a power supply voltage between 2.2V and 5.5V over the extended temperature range of -40 °C to +125 °C. The input offset voltage is trimmed at +25 °C and  $V_{DD}$  = 3.5V.

### **Related Operational Amplifiers**

- MCP6051/2/4: 385 kHz, Low Offset Voltage
- MCP6061/2/4: 730 kHz, Low Offset Voltage
- MCP6071/2/4: 1.2 MHz, Low Offset Voltage
- MCP60711/1U/3: 2.5 mA, 10 MHz, Low Offset Voltage
- MCP60811/1U/3: 25 MHz, Low Offset Voltage

## Package Types



### **Typical Application Circuit**



#### Input Offset Voltage vs. Temperature



## 1.0 ELECTRICAL CHARACTERISTICS

## 1.1 Absolute Maximum Ratings

V <sub>DD</sub> – V <sub>SS</sub>	0.3V to +6.0V
Current at Input Pins	±2 mA
Inputs and Outputs	$V_{SS} - 0.5V$ to $V_{DD} + 0.5V$
Input Difference Voltage (V <sub>IN+</sub> – V <sub>IN-</sub> )	(intermittent) ±V <sub>DD</sub>
	(continuous) ±0.5V
Output Short Circuit Current	±60 mA
Current at Output and Supply Pins	(continuous) ±30 mA
Storage Temperature	65 °C to +150 °C
Maximum Junction Temperature	+150 °C
ESD Protection (HBM, CDM)	≥ 4 kV, 2 kV

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 1.2 Specifications

### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25 \text{ °C}$ ,  $V_{DD} = 3.5V$ ,  $V_{SS} = GND$ ,  $V_{CM} = 0.1V$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 \text{ k}\Omega$  to  $V_L$  and  $C_L = 20 \text{ pF}$ . See Figure 1-6.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Input Offset Voltage											
Input Offset Voltage	V <sub>OS</sub>	-50	±15	50	μV	V <sub>CM</sub> = 0.1V, T <sub>A</sub> = +5°C					
		-60	±20	60		$V_{CM} = V_{DD} - 0.5V, T_A = +5^{\circ}C$					
		-70	±35	70	Ī	V <sub>CM</sub> = 0.1V, TA = +25°C (Note 3)					
		-80	±40	80		V <sub>CM</sub> = V <sub>DD</sub> – 0.5V, TA = +25°C (Note 3)					
Input Offset Drift with	TC <sub>1</sub>	-0.5	±0.08	0.5	µV/°C	$T_A = +5^{\circ}C \text{ to } +105^{\circ}C, V_{CM} = 0.1V \text{ (Note 3)}$					
Temperature Coefficient		-0.6	±0.1	0.6		$T_A = +5^{\circ}C \text{ to } +105^{\circ}C, V_{CM} = V_{DD} - 0.5V$ (Note 3)					
		—	±0.18	_		V <sub>CM</sub> = 0.1V, T <sub>A</sub> = -40°C to +125°C					
		—	±0.20	_	Ī	$V_{CM} = V_{DD} - 0.5V$ , $T_A = -40^{\circ}C$ to +125°C					
Input Offset Quadratic	TC <sub>2</sub>	—	±1.8		nV/°C <sup>2</sup>	$T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CM} = 0.1V$					
Temperature Coefficient		_	±2.3		Ī	$T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CM} = V_{DD} - 0.5 \text{ V}$					
Power Supply Rejection Ratio	PSRR	80	95		dB	$V_{DD}$ = 2.2V to 5.5V, $V_{CM}$ = 0.1V					
		76	92		Ī	$V_{DD}$ = 2.2V to 5.5V, $V_{CM}$ = $V_{DD}$ – 0.5V					
Input Current and Impedance											
Input Bias Current	Ι <sub>Β</sub>	-20	±0.4	20	pА	V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = 2.75V, T <sub>A</sub> = +25 °C					
		—	40	_		V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = 2.75V, T <sub>A</sub> = +85 °C					
		—	420	_		V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = 2.75V, T <sub>A</sub> = +125 °C					
Input Offset Current	I <sub>OS</sub>	-20	±1	20	pА	V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = 2.75V, T <sub>A</sub> = +25 °C					
		_	±10	_	Ī	V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = 2.75V, T <sub>A</sub> = +85 °C					
		-400	±180	400	Ī	V <sub>DD</sub> = 5.5V, V <sub>CM</sub> = 2.75V, T <sub>A</sub> = +125 °C					

Note 1:  $V_{CML}$ ,  $V_{CMH}$ ,  $V_{OL}$  and  $V_{OH}$  change with temperature. See Figure 2-19 and Figure 2-21.

2: POR must be on for the time t<sub>PON\_TR</sub> before SHDN function is enabled. It is disabled when POR is off.

**3:** By design and characterization only; not tested in production.

<b>Electrical Characteristics:</b> Unless otherwise indicated, $T_A = +25 \degree C$ , $V_{DD} = 3.5V$ , $V_{SS} = GND$ , $V_{CM} = 0.1V$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ ,							
$R_L = 2 k\Omega$ to $V_L$ and $C_L = 20 pF_L$	See Figure 1-	<mark>6</mark> .					
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Input Current and Impedance	(cont.)		44	-	1		
Common Mode Input Impedance	Z <sub>CM</sub>	—	10 <sup>11</sup>   6.5	_	Ω  pF		
Differential Mode Input Impedance	Z <sub>DM</sub>	—	10 <sup>11</sup>   2.4	_	Ω  pF		
Input Common Mode Voltage				-	ī		
Common Mode Voltage Range	V <sub>CML</sub>	—	-0.4	-0.3	V	T <sub>A</sub> = +25 °C	
	V <sub>CMH</sub>	$V_{DD}$ + 0.3	$V_{DD}$ + 0.4	—		T <sub>A</sub> = +25 °C	
Common Mode Rejection Ratio	CMRR	80	95	_	dB	$V_{CM}$ = -0.3V to $V_{DD}$ + 0.3V	
Open-Loop Gain						-	
DC Open-Loop Gain	A <sub>OL</sub>	97	112	—	dB	$V_{OUT}$ = 0.2V to $V_{DD}$ – 0.2V, $V_{CM}$ = 0.1V	
		97	112			$V_{OUT}$ = 0.2V to $V_{DD}$ – 0.2V, $V_{CM}$ = $V_{DD}$ – 0.5V	
Output							
Output Voltage Swing – Low	$V_{OL} - V_{SS}$	—	12	—	mV	Input Overdrive = -0.5V, $V_{DD}$ = 2.2V	
		—	20	_		Input Overdrive = -0.5V, $V_{DD}$ = 5.5V	
		25	115	500		Input Overdrive = -0.5V, $V_{DD}$ = 5.5V, $R_L$ = 200 $\Omega$	
Output Voltage Swing – High	$V_{OH} - V_{DD}$	—	-10	_		Input Overdrive = 0.5V, V <sub>DD</sub> = 2.2V	
(Note 1)		—	-18	_		Input Overdrive = 0.5V, V <sub>DD</sub> = 5.5V	
		-450	-100	-25		Input Overdrive = 0.5V, $V_{DD}$ = 5.5V, $R_L$ = 200 $\Omega$	
Output Short Circuit Current	I <sub>SCP</sub>	—	12	_	mA	V <sub>DD</sub> = 2.2V	
		_	47		Ī	V <sub>DD</sub> = 5.5V	
	I <sub>SCM</sub>		-18			V <sub>DD</sub> = 2.2V	
			-57			V <sub>DD</sub> = 5.5V	
Power Supply							
Supply Voltage	V <sub>DD</sub>	2.2		5.5	V		
Quiescent Current per	Ι <sub>Q</sub>	2.2	2.5	2.9	mA	$I_{O} = 0A, t > t_{PON_{TR}}$	
Amplifier	I <sub>Q_TR</sub>	—	3.3			I <sub>O</sub> = 0A, t <sub>PON</sub> < t < t <sub>PON_TR</sub> (power-on current)	
POR Trip Voltages	V <sub>PRHL</sub>	1.45	1.61		V	POR turns off ( $V_{DD} \downarrow$ ), $V_L = 0V$	
	V <sub>PRLH</sub>		1.76	1.95		POR turns on ( $V_{DD} \uparrow$ ), $V_{L} = 0V$	
POR Trip Voltage Drift with	$\Delta V_{PRHL} / \Delta T_A$		0.90	_	mV/°C		
Temperature	$\Delta V_{PRLH} / \Delta T_A$	_	0.85	_			
ShutdownLogicThreshold,Low	V <sub>SDL</sub>	0	—	0.55	V	At SHDN pin	
Shutdown Logic Threshold, High	V <sub>SDH</sub>	1.3	_	V <sub>DD</sub>			
Shutdown Logic Hysteresis	V <sub>SDHYST</sub>	—	0.12	_			
Shutdown Current per Amplifier	I <sub>SS_SD</sub>	-15	-4	-1.5	μA	I <sub>O</sub> = 0A, t > t <sub>PON_TR</sub> , SHDN high	
Shutdown Pull-Down Resistor	R <sub>SD</sub>	—	2	_	MΩ	At the SHDN pin	

Note 1:  $V_{CML}$ ,  $V_{CMH}$ ,  $V_{OL}$  and  $V_{OH}$  change with temperature. See Figure 2-19 and Figure 2-21.

2: POR must be on for the time  $t_{PON_TR}$  before SHDN function is enabled. It is disabled when POR is off.

**3:** By design and characterization only; not tested in production.

#### TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

<b>Electrical Characteristics:</b> Unl R <sub>L</sub> = 2 k $\Omega$ to V <sub>L</sub> and C <sub>L</sub> = 20 pF	ess otherwise i . See Figure 1	ndicated, T <sub>/</sub> -6.	<sub>λ</sub> = +25 °C	, V <sub>DD</sub> = 3.	5V, V <sub>SS</sub> =	GND, $V_{CM} = 0.1V$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ ,
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
AC Response						
Gain-Bandwidth Product	GBWP		25		MHz	V <sub>OUT</sub> = 0.1 V <sub>P-P</sub> , G <sub>N</sub> > +2 V/V
Full Power Bandwidth	FPBW	_	1.9	-	MHz	V <sub>DD</sub> = 5V, V <sub>CM</sub> = 2.5V, V <sub>OUT</sub> = 4.6 V <sub>P-P</sub> , Gain = -1 V/V
Phase Margin	PM	_	52	_	٥	G = +1 V/V, V <sub>OUT</sub> = 0.1 V <sub>P-P</sub>
		_	30	_	1	G = +1 V/V, V <sub>OUT</sub> = 0.1 V <sub>P-P</sub> , C <sub>L</sub> = 100 pF
Step Response					_	
Settling Time	t <sub>settle</sub>	—	45	-	ns	G = +1 V/V, $V_{CM}$ = 0.5V, +0.1V step and 1% settling
		—	45	_		G = +1 V/V, $V_{CM} = V_{DD} - 0.5V$ , +0.1V step and 1% settling
Slew Rate	SR	—	6.5		V/µs	G = +1 V/V, V <sub>DD</sub> = 2.2V
		—	30	—		G = +1 V/V, V <sub>DD</sub> = 5.5V
Output Overdrive Recovery Time (Note 1)	t <sub>odr</sub>	_	0.37	_	μs	$ \begin{array}{l} {\rm G}=-10 \ {\rm V/V}, \ {\rm V_{DD}}=3.5{\rm V}, \ {\rm V_{CM}}={\rm V_{DD}}/2, \\ \pm 0.5{\rm V} \ {\rm output} \ {\rm overdrive} \\ ({\rm V_{IN}}={\rm V_{CM}}\pm 0.225{\rm V} \ {\rm to} \ {\rm V_{CM}}), \\ 90\% \ {\rm of} \ {\rm V_{OUT}} \ {\rm change} \end{array} $
Noise						
Input Noise Voltage	E <sub>ni</sub>	—	3.6	—	μV <sub>P-P</sub>	$f = 0.1$ Hz to 10 Hz, $V_{CM} = 0.1V$
		_	6.9	—		$f = 0.1$ Hz to 10 Hz, $V_{CM} = V_{DD} - 0.5V$
Input Noise Voltage Density	e <sub>ni</sub>	—	3.9	_	nV/√Hz	f = 100 kHz, V <sub>CM</sub> = 0.1V
		_	4.7	_	1	$f = 100 \text{ kHz}, \text{ V}_{\text{CM}} = \text{V}_{\text{DD}} - 0.5 \text{V}$
Input Current Noise Density	i <sub>ni</sub>	—	0.6	_	fA/√Hz	$f = 1 \text{ kHz}, \text{ V}_{CM} = 0.1 \text{ V}$
		_	0.6	—		$f = 1 \text{ kHz}, \text{ V}_{\text{CM}} = \text{V}_{\text{DD}} - 0.5 \text{V}$
Harmonic Distortion – Output	Nonlinearity					•
Total Harmonic Distortion and Noise	THD+N	—	-106	-	dBc	$      G_{\rm N} = +1 \; {\rm V/V}, \; f = 1 \; {\rm kHz}, \; {\rm V}_{\rm OUT} = 2 \; {\rm V}_{\rm P-P}, \\ {\rm V}_{\rm DD} = 5 {\rm V}, \; {\rm V}_{\rm CM} = 2 {\rm V} $
EMI Protection	Γ	Γ	T	T	T	1
EMI Rejection Ratio	EMIRR		36	—	dB	V <sub>IN</sub> = 0.1 V <sub>PK</sub> , <i>f</i> = 400 MHz
			53	_		V <sub>IN</sub> = 0.1 V <sub>PK</sub> , <i>f</i> = 900 MHz
		—	69	—		V <sub>IN</sub> = 0.1 V <sub>PK</sub> , <i>f</i> = 1800 MHz
		_	85	_		V <sub>IN</sub> = 0.1 V <sub>PK</sub> , <i>f</i> = 2400 MHz
		—	117	—		V <sub>IN</sub> = 0.1 V <sub>PK</sub> , <i>f</i> = 6000 MHz
Shutdown	r	r	1	1	1	
Shutdown V <sub>OUT</sub> Turn On Time	t <sub>SD_ON</sub>	—	1.2	_	μs	$I_O = 0A, V_L = 0V, SHDN = +3.5V to 0V step, 90\% of V_{OUT}$ change (Note 2)
Shutdown V <sub>OUT</sub> Turn Off Time	t <sub>SD_OFF</sub>	—	0.2	_		$I_{O} = 0A, V_{L} = 0V, SHDN = 0V to +3.5V step,$ 90% of V <sub>OUT</sub> change (Note 2)
Shutdown Setup Time	t <sub>SD_SU</sub>	_	0.2	_		Minimum setup time between SHDN events (Note 2)

Note 1:  $t_{ODR}$  includes some uncertainty due to clock edge timing.

2: POR must be on for the time t<sub>PON\_TR</sub> before SHDN function is enabled. It is disabled when POR is off. See Section 3.3, Shutdown Digital Input for more details.

<b>Electrical Characteristics:</b> Unless otherwise indicated, $T_A = +25 \text{ °C}$ , $V_{DD} = 3.5V$ , $V_{SS} = GND$ , $V_{CM} = 0.1V$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $P_{A} = 2 \text{ kO}$ to $V_{A}$ and $C_{A} = 20 \text{ pE}$ . See Figure 1-6								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Power Up/Down		•	•			•		
POR Off Time	t <sub>PRHL</sub>	—	0.4	—	μs	$V_L$ = 0V, $V_{DD}$ = +2.2V to 0V step, 90% of $V_{OUT}$ change, G = +1V/V		
POR On Time	t <sub>PRLH</sub>	_	0.4	_		$V_L$ = 0V, $V_{DD}$ = 0V to 2.2V step, 90% of $V_{OUT}$ change, G = +1V/V		
$V_{OUT}$ Power On Time ( $V_{DD}$ $\uparrow$ )	t <sub>PON</sub>	_	9	—		$V_{DD}$ = 0V to +3.5V, $V_{CM}$ = 0.1V, $V_{L}$ = 0V, G = +1 V/V, 90% of $V_{OUT}$ change, SHDN is low		
		_	21	—		$V_{DD} = 0V \text{ to } +3.5V, V_{CM} = 0.1V, V_{L} = 0V,$ G = +1 V/V, 90% of V <sub>OUT</sub> change, SHDN is low, T <sub>A</sub> = -40 °C		
$V_{OUT}$ Power Off Time ( $V_{DD}\downarrow$ )	t <sub>POFF</sub>	—	0.1	_		V <sub>DD</sub> = +3.5V to 0V, V <sub>CM</sub> = 0.1V, V <sub>L</sub> = 0V, G = +1 V/V, 90% of V <sub>OUT</sub> change, SHDN is low		
$I_Q$ Power On Time (V <sub>DD</sub> $\uparrow$ )	t <sub>PONIQ</sub>	—	8	—		V <sub>DD</sub> = 0V to +3.5V, V <sub>CM</sub> = 0.1V, V <sub>L</sub> = 0V, G = +1 V/V, 90% of I <sub>Q</sub> change, SHDN is low		
		_	24	-		$V_{DD} = 0V$ to +3.5V, $V_{CM} = 0.1V$ , $V_{L} = 0V$ , G = +1 V/V, 90% of I <sub>Q</sub> change, SHDN is low, T <sub>A</sub> = -40 °C		
$I_Q$ Power Off Time (V <sub>DD</sub> $\downarrow$ )	t <sub>POFFIQ</sub>	_	0.1	-		$V_{DD}$ = +3.5V to 0V, $V_{CM}$ = 0.1V, $V_{L}$ = 0V, G = +1 V/V, 90% of I <sub>Q</sub> change, SHDN is low		
Trim Power On Time (V <sub>DD</sub> ↑) (Note 2)	t <sub>PON_TR</sub>	_	235	285		Singles, $V_{DD} = 0V$ to +3.5V, $V_{CM} = 0.1V$ , G = +1 V/V, All trims to 100% (time when $I_{DD}$ changes from $\ge I_{Q_TR}$ to $\ge I_Q$ ), SHDN is disabled until after this time		

#### TABLE 1-2: AC ELECTRICAL SPECIFICATIONS (CONTINUED)

**Note 1:** t<sub>ODR</sub> includes some uncertainty due to clock edge timing.

2: POR must be on for the time t<sub>PON\_TR</sub> before SHDN function is enabled. It is disabled when POR is off. See Section 3.3, Shutdown Digital Input for more details.

#### TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, all limits are specified for: $V_{DD}$ = +2.2V to +5.5V and $V_{SS}$ = GND.									
Parameters	Symbol	Min.	Typical	Max.	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	Τ <sub>Α</sub>	-40	—	+125	°C				
Operating Temperature Range		-40	_	+150		(Note 1)			
Storage Temperature Range		-65	—	+150		Powered off			
Thermal Package Resistances									
Thermal Resistance, 5-Lead SC70	$\theta_{JA}$		209	—	°C/W				
Thermal Resistance, 5-Lead SOT-23			201	—					
Thermal Resistance, 6-Lead SOT-23		_	191	_					

**Note 1:** Operation must not cause  $T_J$  to exceed the Absolute Maximum Junction Temperature Rating (+150 °C).

## 1.3 Timing Diagrams



*FIGURE 1-1:* Output Overdrive Recovery Timing Diagram.



FIGURE 1-2: POR Timing Diagram.



FIGURE 1-3: Supply Current Power Up/Down Timing Diagram with SHDN Low.









## 1.4 Test Circuits

Figure 1-6 shows the circuit used for many DC tests. It sets the Common Mode Input Voltage ( $V_{CM}$ ) and the Output Voltage ( $V_{OUT}$ ), as shown in Equation 1-1.







$$G_{DM} = \frac{R_F}{R_G}$$

$$V_{CM} = \frac{V_{IN+} + V_{IN-}}{2}$$

$$V_{CM} \approx \frac{V_{IP} \cdot G_{DM} + \frac{V_{DD}}{2}}{G_{DM} + 1}$$

$$V_{OST} = V_{IN-} - V_{IN+}$$

$$V_{OUT} = \frac{V_{DD}}{2} + (V_{IP} - V_{IM}) \cdot G_{DM} + V_{OST} \cdot (G_{DM} + 1)$$
Where:
$$G_{DM} = \text{Differential-mode Gain (V/V)}$$

$$R_F = \text{Feedback Resistance (k\Omega)}$$

$$R_O = \text{Gain Resistance (k\Omega)}$$

$$V_{IM}$$
 = Negative Signal Input (V)

The total Input Offset Voltage (V<sub>OST</sub>) includes the input offset voltage (V<sub>OS</sub>) and temperature, Common Mode Rejection Ratio (CMRR), Power Supply Rejection Ratio (PSRR) and DC Open-Loop Gain (A<sub>OL</sub>) effects. V<sub>CM</sub> is the operational amplifier's common mode input voltage. The circuit's common mode input voltage is V<sub>CMX</sub>, as shown in Equation 1-2.

 $V_{CMX} = \frac{V_{IP} + V_{IM}}{2}$ 

#### **EQUATION 1-2:**

Where:

 $V_{CMX}$  = Common Mode Input Voltage (V)  $V_{IP}$  = Positive Signal Input (V)  $V_{IM}$  = Negative Signal Input (V)

Figure 1-7 shows the circuit used for many AC tests. Ground  $V_{IM}$  to make the gain noninverting or ground  $V_{IP}$  to make the gain inverting. Keep the operational amplifier stable and fast by making the R-C poles caused by the input capacitances faster than the designed bandwidth (see Equation 1-3).



FIGURE 1-7:

AC Bench Test Circuit.

**EQUATION 1-3:** 

$$G_{N} = 1 + \frac{R_{F}}{R_{G}}$$

$$f_{BW} \approx \frac{GBWP}{G_{N}}, \text{ where } G_{N} > +2$$
For Speed:  $R_{N} < \frac{1}{4\pi f_{BW} \cdot (C_{CM} + C_{DM})}$ 
For Stability:  $R_{F} \parallel R_{G} < \frac{1}{4\pi f_{BW} \cdot (C_{CM} + C_{DM})}$ 
Where:
$$G_{N} = \text{Noise Gain (V/V)}$$

$$R_{F} = \text{Feedback Resistance (k\Omega)}$$

$$R_{G} = \text{Gain Resistance (k\Omega)}$$

$$f_{BW} = \text{Bandwidth Frequency (MHz)}$$

$$GBWP = \text{Gain-Bandwidth Product (MHz)}$$

$$R_{N} = \text{Noise Resistance (\Omega)}$$

$$C_{CM} = \text{Common Mode Input Capacitance (pF)}$$

$$C_{DM} = \text{Differential Mode Input Capacitance (pF)}$$

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = 25$  °C,  $V_{DD} = 3.5V$ ,  $V_{SS} = GND$ ,  $V_{CM} = 0.1V$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$  and  $C_L = 20 \text{ pF}$ .

## 2.1 DC Input Precision



FIGURE 2-1:

Input Offset Voltage.





**FIGURE 2-3:** Input Offset Voltage Quadratic Temperature Coefficient.



**FIGURE 2-4:** Input Offset Voltage vs. Power Supply Voltage, with  $V_{CM} = 0.1V$ .

**Note:** Unless otherwise indicated, T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = 0.1V, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 20 pF.



**FIGURE 2-5:** Input Offset Voltage vs. Power Supply Voltage, with  $V_{CM} = V_{DD} - 0.5V$ .



**FIGURE 2-6:** Input Offset Voltage vs. Output Voltage, with  $V_{DD} = 3.5V$ .



**FIGURE 2-7:** Input Offset Voltage vs. Input Common Mode Voltage, with  $V_{DD} = 3.5V$ .



**FIGURE 2-8:** Input Offset Voltage vs. Temperature, with  $V_{DD}$  = 3.5V and  $V_{CM}$  = 0.1V.



**FIGURE 2-9:** Input Offset Voltage vs. Temperature, with  $V_{DD} = 3.5V$ ,  $V_{CM} = V_{DD} - 0.5V$ .



**FIGURE 2-10:** Common Mode Rejection Ratio, with  $V_{DD} = 3.5V$ .

**Note:** Unless otherwise indicated, T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = 0.1V, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 20 pF.



**FIGURE 2-11:** Power Supply Rejection Ratio, with  $V_{CM} = 0.1V$ .



**FIGURE 2-12:** Power Supply Rejection Ratio, with  $V_{CM} = V_{DD} - 0.5V$ .



**FIGURE 2-13:** DC Open-Loop Gain, with  $V_{CM} = 0.1V$  and  $V_{DD} - 0.5V$ .



**FIGURE 2-14:** Input Bias and Offset Currents vs.  $V_{CM}$ , with  $T_A = 25$  °C.



**FIGURE 2-15:** Input Bias and Offset Currents vs.  $V_{CM}$ , with  $T_A = 85$  °C.



**FIGURE 2-16:** Input Bias and Offset Currents vs.  $V_{CM}$ , with  $T_A = 125$  °C.

**Note:** Unless otherwise indicated, T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = 0.1V, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 20 pF.



**FIGURE 2-17:** Input Bias and Offset Currents vs. Ambient Temperature, with  $V_{DD} = 5.5V$ .



**FIGURE 2-18:** Input Bias Current vs. Input Voltage (below  $V_{SS}$ ).

#### 2.2 **Other DC Voltages and Currents**

Note: Unless otherwise indicated,  $T_A = 25$  °C,  $V_{DD} = 3.5V$ ,  $V_{SS} = GND$ ,  $V_{CM} = 0.1V$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$  and  $C_L = 20 pF$ .



**FIGURE 2-19:** V<sub>CM</sub> Headroom (Range) vs. Ambient Temperature.



**FIGURE 2-20:** Output Voltage Headroom vs. Output Current.



FIGURE 2-21: Output Voltage Headroom vs. Ambient Temperature.



**FIGURE 2-22: Output Short Circuit Current** vs. Power Supply Voltage.



**FIGURE 2-23:** Power Supply Current vs. Power Supply Voltage.



with  $V_{DD}$ =5.5V.

Supply Current vs. V<sub>CM</sub>,

## 2.3 Frequency Response

**Note:** Unless otherwise indicated, T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = 0.1V, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 20 pF.





CMRR and PSRR vs.



**FIGURE 2-26:** Open-Loop Gain vs. Frequency, with  $V_{DD} = 2.2V$ .



**FIGURE 2-27:** Open-Loop Gain vs. Frequency, with  $V_{DD} = 5.5V$ .



FIGURE 2-28: Closed-Loop Output Impedance vs. Frequency.



FIGURE 2-29: EMIRR vs. Frequency.





FIGURE 2-30: EMIRR vs. RF Input Voltage.

## 2.4 Input Noise and Distortion

**Note:** Unless otherwise indicated,  $T_A = 25$  °C,  $V_{DD} = 3.5V$ ,  $V_{SS} = GND$ ,  $V_{CM} = 0.1V$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$  and  $C_L = 20 \text{ pF}$ .



FIGURE 2-31: Input Noise Voltage Density vs. Frequency.



**FIGURE 2-32:** Input Noise vs. Time, with a 0.1 Hz to 10 Hz Band-pass Filter and  $V_{CM} = 0.1V$ .



**FIGURE 2-33:** Input Noise vs. Time, with a 0.1 Hz to 10 Hz Band-pass Filter and  $V_{CM} = V_{DD} - 0.5V$ .



**FIGURE 2-34:** Total Harmonic Distortion (THD) + Noise vs. Frequency.

### 2.5 Time Response

**Note:** Unless otherwise indicated,  $T_A = 25$  °C,  $V_{DD} = 3.5V$ ,  $V_{SS} = GND$ ,  $V_{CM} = 0.1V$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$  and  $C_L = 20 \text{ pF}$ .



FIGURE 2-35: MCP60821/1U/3 Shows no Input Phase Reversal with Overdrive.



FIGURE 2-36: Noninverting Small Signal Step Response.



Step Response.



FIGURE 2-38: Inverting Small Signal Step Response.



**FIGURE 2-39:** Inverting Large Signal Step Response.



FIGURE 2-40: Slew Rate vs. Ambient Temperature.

**Note:** Unless otherwise indicated, T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = 0.1V, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 20 pF.



FIGURE 2-41: Maximum Output Voltage Swing vs. Frequency.



**FIGURE 2-42:** Output Overdrive Recovery Time vs. Noise Gain.

## 2.6 Capacitive Loads

**Note:** Unless otherwise indicated, T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = 0.1V, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 20 pF.



**FIGURE 2-43:** Recommended R<sub>ISO</sub> vs. Normalized Capacitive Load (see Section 4.2.4, Stabilizing Amplifier Circuits).

## 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

MCP60821	MCP60821U	MCP60823	Cumhal	Description
SOT-23	SC70	SOT-23	Symbol	Description
1	4	1	V <sub>OUT</sub>	Output
4	3	4	V <sub>IN-</sub>	Inverting Input
3	1	3	V <sub>IN+</sub>	Noninverting Input
5	5	6	V <sub>DD</sub>	Positive Power Supply
2	2	2	V <sub>SS</sub>	Negative Power Supply
—	—	5	SHDN	Shut Down

## TABLE 3-1: PIN FUNCTION TABLE

## 3.1 Analog Outputs

Output pin is a low-impedance voltage source.

## 3.2 Analog Inputs

Noninverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

### 3.3 Shutdown Digital Input

This is a CMOS, Schmitt-triggered input that places MCP6082X into a Low-Power standby mode. The internal trim values are kept active, but the operational amplifier is disabled. Power-on Reset (POR) must be on (power is up) for  $t_{PON\_TR}$ , to read out the internal registers (the part is on and SHDN is disabled during this time). Once the read out is complete, the part's operation mode depends on SHDN pin. This cycle starts again if POR goes low.

### 3.4 Power Supply Pins

For normal operation, the positive power supply ( $V_{DD}$ ) is from 2.2V to 5.5V higher than the negative power supply ( $V_{SS}$ ). Also, the output voltage ( $V_{OUT}$ ) is between  $V_{SS}$  and  $V_{DD}$ , while the common mode input voltage ( $V_{CM}$ ) range is larger (see  $V_{CML}$  and  $V_{CMH}$  specifications and Figure 2-19).

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  needs a bypass capacitor.

Dual (or split) supply configurations connect the V<sub>DD</sub> and V<sub>SS</sub> pins to their respective supply voltages. The supply also has a circuit ground connection. Both V<sub>DD</sub> and V<sub>SS</sub> need bypass capacitors.

## 4.0 APPLICATION INFORMATION

The MCP6082X family of operational amplifiers is manufactured using a state-of-the-art complementary metal-oxide semiconductor (CMOS) process and is specifically designed for low-cost, high speed and DC precision.

### 4.1 Operational Amplifier Operation

#### 4.1.1 ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are independent of each other. All of them must be enforced by the user. Being at, or near, two or more absolute maximum ratings at the same time may decrease MCP6082X reliability. For more details, see Section 1.1, Absolute Maximum Ratings.

#### 4.1.2 RAIL-TO-RAIL INPUTS

#### 4.1.2.1 Phase Reversal

MCP6082X is designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-35 shows the input voltage exceeding the supply voltage without any phase reversal.

#### 4.1.2.2 Input Voltage and Current Limits

Electrostatic discharge (ESD) protection on the inputs can be depicted as shown in Figure 4-1. This structure was selected to protect the input transistors and to minimize input bias current ( $I_B$ ). The input ESD diodes clamp the inputs when they try to go more than a single diode drop below  $V_{SS}$  or more than a single diode drop above  $V_{DD}$ .



FIGURE 4-1: Structures.

Simplified Analog Input ESD

To prevent damage and/or improper operation of the MCP6082X amplifiers, the circuit must limit the currents (and voltages) at the input pins (see Section 1.1, Absolute Maximum Ratings). Figure 4-2 shows the recommended approach to protecting these inputs. Resistors R<sub>1</sub> and R<sub>2</sub> limit the possible currents at the input pins.



## FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs (through the ESD diodes) when  $V_{CM}$  is below  $V_{SS}$  (see Figure 2-18).

The differential input voltage ( $V_{DM} = V_{IN+} - V_{IN-}$ ) needs to be limited for normal operations. Keep its magnitude below 0.5V. Reasons that this limit may be exceeded include operating voltages outside of their operating limits and input signals with very fast rise or fall rates.

#### 4.1.3 INPUT ERRORS

The input offset voltage (V\_{OS}) is trimmed at V\_{CM} = 0.1V and V\_{CM} = V\_{DD} - 0.5V, which gives good V\_{OS} and CMRR.

Reducing stresses (mechanical, thermal and electrical) improves input offset aging. This benefits applications with long lifetimes and calibration requirements benefit.

The input bias current  $({\rm I}_{\rm B})$  and input offset current  $({\rm I}_{\rm OS})$  are low across temperature. They support many applications.

#### 4.1.4 RAIL-TO-RAIL OUTPUTS

#### 4.1.4.1 **Output Voltage Limits**

Figure 2-20 and Figure 2-21 show typical values of output headroom versus output current and temperature. Figure 2-42 shows the output overdrive versus temperature behavior of these parts.

#### 4.1.4.2 **Output Current Limits**

Large output currents, in some cases, may increase the internal junction temperature (T<sub>J</sub>) of the output stage too high. For reliable operations, limit the circuit's output current. For details, see Section 1.1, Absolute Maximum Ratings.

Figure 4-3 show the quantities used in the following power calculations for a single operational amplifier.  $R_{SER}$  is  $0\Omega$  in most applications. Higher values can be used to limit I<sub>OUT</sub>. V<sub>OUT</sub> is the operational amplifier's output voltage,  $V_L$  is the voltage at the load and  $V_{LG}$  is the load's ground point.  $V_{SS}$  is usually ground (0V). The input currents are assumed to be negligible.



FIGURE 4-3: Diagram for Power Calculations.

The currents shown in Figure 4-3 are calculated using Equation 4-1.

#### EQUATION 4-1:

$$\begin{split} I_{OUT} &= I_L = \frac{V_{OUT} - V_{LG}}{R_{SER} + R_L} \\ I_{DD} &\approx I_Q + \max(0, I_{OUT}) \\ I_{SS} &\approx -I_Q + \min(0, I_{OUT}) \end{split}$$

Where:

 $I_{OUT}$  = Output Current (mA)  $I_{L}$  = Load Current (mA)  $V_{OUT}$  = Output Voltage (V)  $V_{LG}$  = Load Ground Point Voltage (V)  $R_{SFR}$  = Series Resistance (k $\Omega$ )  $R_L$  = Load Resistance (k $\Omega$ )  $I_{DD}$  = Positive Supply Current (mA)  $I_O$  = Quiescent Supply Current (mA)

 $I_{SS}$  = Negative Supply Current (mA)

The instantaneous operational amplifier power  $(P_{OA}(t))$ ,  $R_{SER}$  power  $(P_{RSER}(t))$  and load power  $(P_{L}(t))$ are determined as shown in Equation 4-2.

#### **EQUATION 4-2:**

$$P_{OA}(t) = I_{DD}(V_{DD} - V_{OUT}) + I_{SS}(V_{SS} - V_{OUT})$$

$$P_{RSER}(t) = I_{OUT}^2 \times R_{SER}$$

$$P_L(t) = I_L^2 \times R_L$$

Where:

$P_{OA}(t)$	=	Instantaneous Operational Amplifier Power (W)
$I_{DD}$	=	Positive Supply Current (mA)
$V_{DD}$	=	Positive Supply Voltage (V)
$V_{OUT}$	=	Output Voltage (V)
I <sub>SS</sub>	=	Negative Supply Current (mA)
V <sub>SS</sub>	=	Negative Supply Voltage (V)
$P_{RSER}(t)$	=	R <sub>SER</sub> Power (W)
$R_{SER}$	=	Series Resistance (kΩ)
$P_L(t)$	=	Load Power (W)
$I_L$	=	Load Current (mA)
$R_L$	=	Load Resistance (kΩ)

The maximum operational amplifier power dissipation, with resistive loads, occurs when  $\mathsf{V}_{\mathsf{OUT}}$  is halfway between  $V_{\text{DD}}$  and  $V_{\text{LG}}$  or halfway between  $V_{\text{SS}}$  and V<sub>LG</sub>, as shown in Equation 4-3.

#### **EQUATION 4-3:**

$$P_{OAmax} \le \frac{max^2(V_{DD} - V_{LG}, V_{LG} - V_{SS})}{4(R_{SER} + R_L)}$$

Where:

$$P_{OAmax} = Maximum Power Dissipation (W)$$
  

$$V_{DD} = Positive Supply Voltage (V)$$
  

$$V_{LG} = Load Ground Point Voltage (V)$$
  

$$V_{SS} = Negative Supply Voltage (V)$$
  

$$R_{SEP} = Series Resistance (kΩ)$$

$$R_{SER}$$
 = Series Resistance (k $\Omega$ )

$$R_L$$
 = Load Resistance (k $\Omega$ )

The maximum ambient to junction temperature rise  $(\Delta T_{JA})$  and junction temperature  $(T_J)$  is calculated by summing the power dissipation for all operational amplifiers in the same package ( $\Sigma P_{OAmax}$ ), the ambient temperature  $(T_A)$  and the package thermal resistance  $(\theta_{JA})$  found in Table 1-3. The calculation is show in Equation 4-4.

#### **EQUATION 4-4:**

$$\begin{split} \Delta T_{JA} &= \theta_{JA} \times \sum P_{OAmax} \\ T_J &= T_A + \Delta T_{JA} \end{split}$$

Where:

 $\Delta T_{JA}$  = Maximum Ambient To Junction Temperature Rise (°C)

$$\theta_{JA}$$
 = Package Thermal Resistance (°C/W)

*P<sub>OAmax</sub>* = Maximum Operational Amplifier Power Dissipation (W)

 $T_J$  = Junction Temperature (°C)

 $T_A$  = Ambient Temperature (°C)

### 4.1.5 TRIMMED I<sub>Q</sub>

 $I_Q$  is trimmed and is reasonably flat across temperature (T<sub>A</sub>) and supply voltage (V<sub>DD</sub> - V<sub>SS</sub>) as shown in Figure 2-23. This reduces P<sub>OAmax</sub> in an application.  $I_Q$  increases at higher V<sub>CM</sub> levels (see Figure 2-24).

#### 4.1.6 EMI REJECTION RATIO (EMIRR)

Electromagnetic interference (EMI) is the disturbance that affects an electrical circuit, due to either electromagnetic induction or radiation, emitted from an external source.

EMIRR helps describe the EMI robustness of an operational amplifier to an interfering radio frequency (RF) signal. The common errors caused by EMI in circuits are a shift in input offset voltage ( $V_{OS}$ ), due to nonlinearities at the input and interference at high frequencies. EMIRR compares the change in  $V_{OS}$  to the RF signal's peak voltage as shown in Equation 4-5.

#### **EQUATION 4-5:**

$$EMIRR(dB) = 20 \cdot \log \frac{V_{RF}}{\Delta V_{OS}}$$

Where:

$$EMIRR = Electromagnetic InterferenceRejection Ratio (dB)$$
$$V_{RF} = Interfering RF Signal's peak voltage(V_{PK}) (V)$$

 $\Delta V_{OS}$  = Input Offset Voltage Aging

Internal passive filters improve EMIRR, but proper PCB layout techniques are also necessary for best overall performance.

## 4.2 Circuit Design

#### 4.2.1 SUPPLY BYPASS

For a positive single supply ( $V_{SS} = 0V$  and  $V_{DD} > V_{SS}$ ), the  $V_{DD}$  pin needs a local bypass capacitor (usually 10 nF to 100 nF) within 2 mm of the  $V_{DD}$  pin. This gives good high-frequency performance. It also needs a bulk capacitor (usually 1  $\mu$ F or larger) within 10 mm. This provides for large, slow currents. In some cases, but not all, this bulk capacitor can be shared with nearby analog parts.

For split or dual supplies ( $V_{SS} < 0V < V_{DD}$ ), both the  $V_{DD}$  pin and the  $V_{SS}$  pin need bypass capacitors as previously described.

### 4.2.2 PCB SURFACE LEAKAGE

In applications where maintaining low input currents is critical, Printed Circuit Board (PCB) leakage currents must be minimized. These PCB leakage currents are mainly caused by humidity, dust or other contaminants on PCB surfaces.

The following techniques can reduce PCB leakage currents:

- · Place critical input traces in inner layers
- · Use conformal coating
- Use guard rings where possible (packages with tightly spaced pins can limit this approach)

#### **EQUATION 4-6:**

١

## 4.2.3 LOW OFFSETS

#### 4.2.3.1 Input Offset Voltage Errors

The data sheet parameters that describe DC voltage errors at the operational amplifier's input act as an increase of the voltage at the noninverting input (see Figure 4-4). These parameters are:  $V_{OS}$ ,  $TC_1$ ,  $TC_2$ , CMRR, PSRR and  $A_{OL}$  (see the DC Electrical Specifications table).



**FIGURE 4-4:** Operational Amplifier Feedback Network.

The combined errors are shows in Equation 4-6.

	J	$V_{OST} = V_{OS} + TC_1(T_A - 5^{\circ}C) + TC_2(T_A - 5^{\circ}C)(T_A - 105^{\circ}C) + \frac{\Delta V_{CM}}{CMRR} + \frac{\Delta V_{OUT}}{A_{OL}} + \frac{\Delta (V_{DD} - V_{SS})}{PSRR}$
Where:		
V <sub>OST</sub>	=	Total Input Offset Voltage (error) (V)
V <sub>OS</sub>	=	Input Offset Voltage (V)
$TC_{I}$	=	Input Offset Drift with Temperature Coefficient (µV/°C)
$TC_2$	=	Input Offset Quadratic Temperature Coefficient (µV/°C)
$T_A$	=	Ambient Temperature (°C)
$\Delta V_{CM}$	=	Common Mode Input Voltage Drift (V)
CMRR	=	Common Mode Rejection Ratio (dB)
$\Delta V_{OUT}$	=	Output Voltage Drift (V)
$A_{OL}$	=	DC Open-Loop Gain (μV/V)
$V_{DD}$	=	Positive Supply Voltage (V)
V <sub>SS</sub>	=	Negative Supply Voltage (V)
PSRR	=	Power Supply Rejection Ratio (dB)

$$\frac{1}{CMRR}$$
,  $\frac{1}{A_{OL}}$  and  $\frac{1}{PSRR}$  are measured in  $\mu$ V/V (for example, a value of ±100  $\mu$ V/V corresponds to 80 dB).

The error referred to operational amplifier's output voltage,  $V_{OERR}$ , is shown in Equation 4-7.

#### **EQUATION 4-7:**

$$V_{OERR} = G_N \cdot V_{OST}$$
$$G_N = 1 + \frac{R_F}{R_G}$$

Where:

$$V_{OERR}$$
 = Total Output Offset Voltage (error) (V)  
 $G_N$  = Noise Gain (V/V)  
 $V_{OST}$  = Total Input Offset Voltage (error) (V)  
 $R_F$  = Feedback Resistance (k $\Omega$ )  
 $R_G$  = Gain Resistance (k $\Omega$ )

Mechanical stresses affecting the operational amplifier change the input offset voltage. Standard techniques to minimize stresses on the PCB also minimize this issue.

### 4.2.3.2 Input Bias Current Errors

The Input Bias Current ( $I_B$ ) and the Input Offset Current ( $I_{OS}$ ) cause voltage drops across resistors in the circuit, resulting in increased voltage errors. Considering these currents are positive when they enter the operational amplifier, the voltage errors present in the circuit shown in Figure 4-4 are determined using Equation 4-8.

#### **EQUATION 4-8:**

$$\begin{split} V_{TIBE} \ &= \ R_F \parallel R_G \cdot \left( I_B - \frac{I_{OS}}{2} \right) - R_N \cdot \left( I_B + \frac{I_{OS}}{2} \right) \\ V_{TOBE} \ &= \ G_N \cdot V_{TIBE} \end{split}$$

Where:

V

 $V_{TIBE}$  = Total Input Bias Current Error

 $R_F$  = Feedback Resistance (k $\Omega$ )

 $R_G$  = Gain Resistance (k $\Omega$ )

$$I_B$$
 = Input Bias Current (pA)

$$I_{OS}$$
 = Input Offset Current (pA)

$$R_N$$
 = Noise Resistance (k $\Omega$ )

$$G_N$$
 = Noise Gain (V/V)

Note that the PCB leakage currents discussed in Section 4.2.2, PCB Surface Leakage add additional DC errors to the circuit. These errors depend on where these currents are injected into the circuit. Standard circuit analysis techniques give the output error.

#### 4.2.4 STABILIZING AMPLIFIER CIRCUITS

#### 4.2.4.1 Parasitic Capacitances

The op amp's parasitic capacitances of interest are the input common mode capacitance ( $C_{CM}$  in Table 1-1) at the noninverting and inverting inputs.

The PCB's parasitic capacitance ( $C_{PCB}$ ) varies, depending on the dielectric and physical dimensions. We used 2 layer, FR4 boards for our measurements; we saw between 2 pF to 10 pF for our designs.

Resistor parasitic capacitances can be significant for large values. Usually, surface mount resistors have parallel capacitances less than 1 pF.

The resistors in Figure 4-5 need to be low enough so the resulting poles and zeros from all of these capacitances are fast enough to have little effect on gain or stability.

Use narrow and short PCB traces to connect signals to the op amp. Design the ground system and select components for low parasitic capacitance.

#### 4.2.4.2 Stability Design

Driving large capacitive loads can result in stability problems for operational amplifiers. As the load capacitance ( $C_L$ ) increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the signal's frequency response and overshoot and ringing in the step response. A unity-gain buffer (G = +1 V/V) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads (e.g.,  $C_L > 30 \text{ pF}$  when G = +1 V/V), a small series resistor at the output ( $R_{ISO}$  in Figure 4-5) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. In this situation, the bandwidth is generally lower than the bandwidth with no capacitive load.

 $R_F$  and  $R_G$  set the DC gain; they are kept at reasonably low values for better stability.  $C_N$  and  $C_G$  are the sum of parasitic capacitances from the op amp ( $C_{CM}$ ) and PCB ( $C_{PCB}$ ).  $C_F$  compensates for  $C_G$  at low frequencies.  $R_D$ improves stability at low gains.  $R_N$  helps reduce DC errors caused by U<sub>1</sub>'s input currents.



**FIGURE 4-5:** Compensating Capacitive Loads (C<sub>1</sub>) and Low Gains.

Figure 2-43 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's Noise Gain. For noninverting gains, the Noise Gain and the Signal Gain are equal. For inverting gains,  $G_N = 1 + |Signal Gain|$ . For example, a Signal Gain of -1 V/V gives  $G_N = +2$  V/V.

These additional recommendations will help initialize your stability design (Figure 2-43 is based on them):

$$\begin{split} R_D &= \text{open} \\ R_G &= (2 \text{ k}\Omega)/G_N \\ R_F &= 2 \text{ k}\Omega - R_G \\ C_F &= C_G/(G_N - 1) \end{split}$$

When  $G_{\text{N}}$  would be less than 1.76 V/V when  $\text{R}_{\text{D}}$  is open, set:

 $R_D = 1 / (1.76/R_F - 1/R_G)$ 

Double-check the resulting frequency response peaking and step response overshoot using simulations and bench measurements. Modify  $\rm R_{\rm ISO},\ C_{\rm F}$  and  $\rm R_{\rm D}$  as needed.

#### 4.2.5 ESTIMATING THE BANDWIDTH

The three most common operational amplifier circuits are represented by Figure 4-6:

- Noninverting Gain (R<sub>PF</sub> = open and V<sub>IM</sub> grounded)
- Inverting Gain (R<sub>PF</sub> = open and V<sub>IP</sub> grounded)
- Differential Gain



## **FIGURE 4-6:** Common Operational Amplifier Configurations.

The Noise Gain and the Small Signal Bandwidth are determined using Equation 4-9.

#### **EQUATION 4-9:**

$$G_N = 1 + \frac{R_F}{R_G}$$
$$BW \approx \frac{GBWP}{G_N}, (G_N > 2)$$
e:

Where:

 $G_N$  = Noise Gain (V/V)  $R_F$  = Feedback Resistance (k $\Omega$ )  $R_G$  = Gain Resistance (k $\Omega$ ) BW = Bandwidth (Hz) GBWP = Gain-bandwidth product (Hz)

The Full Power Bandwidth (FPBW) is the frequency where a large output sine wave's maximum slope equals the Slew Rate (SR), as shown in Equation 4-10.

#### EQUATION 4-10:

 $FPBW \approx \frac{|SR|}{\pi V_{OPP}}$ Where: FPBW = Full Power Bandwidth (Hz) $SR = Slew Rate (V/\mu s)$  $V_{OPP} = Peak-to-Peak Output Voltage (V_{P-P})$ 

For accurate AC gains, set the bandwidth higher than the input signal's bandwidth (for example, a 10:1 ratio). For low harmonic distortion, set FPBW higher than the bandwidth (for example, a 3:1 ratio).

#### 4.2.6 POWER UP/DOWN

The **Power Up/Down** section of the AC Electrical Specifications table defines how  $I_Q$  and  $V_{OUT}$  behave when power pin ( $V_{DD}$ ) turns MCP6082X on and off, using the internal POR circuit.

When powered up, MCP6082X quickly becomes operational ( $t_{PONIQ}$  and  $t_{PON}$ ). It uses extra current ( $I_{Q_TR}$ ) for a short time ( $t_{PON_TR}$ ) to complete the internal trims. During this time,  $V_{OS}$  and  $I_Q$  settle to their final values.

When powered down, MCP6082X quickly shuts down. ( $t_{POFFIQ}$  and  $t_{POFF}$ ). Once off,  $I_Q = 0$ , since  $V_{DD} = V_{SS}$ .

When powering up and down, make sure that  $V_{DD}$  ramps up and down smoothly and quickly between 0V and 2.2V. This assists the internal digital circuitry to operate as specified.

#### 4.2.7 SHUTDOWN PIN

The **Shutdown** section of the AC Electrical Specifications table defines how  $I_Q$  and  $V_{OUT}$  behave when the Shutdown Pin (SHDN) is brought up (off, with low  $I_Q$ ) and down (on, with normal operation).

At initial power up, MCP6082X is kept in the enabled state (for  $t_{PON_TR}$  – see Figure 1-3) to load all of the internal trim registers from the nonvolatile memory. Once this completes, control is passed to the SHDN pin. At power down, the shutdown function is disabled and the internal trim registers lose their values.

When SHDN turns MCP6082X off, the quiescent current reaches a very low level (I\_{SS\_SD}), that saves power.

When SHDN turns MCP6082X on, the operational amplifier quickly reaches normal operation (all trims are complete) without needing extra current ( $I_{Q_TR}$ ) or time ( $t_{PON_TR}$ ) to complete the internal trims. For these reasons, using the SHDN pin may be preferred in some applications.

While in shutdown, the operational amplifier no longer controls  $V_{OUT}$ . The resistors and other voltage sources present in the circuit set  $V_{DM}$  ( $V_{DM} = V_{IN+} - V_{IN-}$ ). To support low input offset voltage ( $V_{OS}$ ) aging, ensure  $V_{DM}$  is near 0 mV while in shutdown.

#### 4.2.8 NOISE

Figure 2-31 shows the Input Noise Voltage Density across frequency,  $e_{ni}(f)$ . The corresponding Integrated Output Noise Voltage ( $E_{no}$ ) is the Root Mean Square (RMS) noise seen at the output due to  $e_{ni}(f)$  and the Noise Gain across frequency,  $G_N(f)$ .  $G_N(f)$  is the gain from the operational amplifier's noninverting input to its output.  $E_{no}$  is calculated using Equation 4-11.

**EQUATION 4-11:** 

$$E_{ni}^{2}(f_{L}, f_{H}) = \int_{f_{L}}^{f_{H}} e_{ni}^{2}(f) \cdot G_{N}^{2}(f) df$$

Where:

 $E_{ni}$  = Input Noise Voltage ( $\mu V_{P-P}$ )

 $f_L$  = Low Frequency Limit (Hz)

 $f_H$  = High Frequency Limit (Hz)

 $e_{ni}$  = Input Noise Voltage Density (nV/ $\sqrt{Hz}$ )

$$G_N$$
 = Noise Gain (V/V)

 $e_{ni}(f)$  is measured in nV/ $\sqrt{Hz}$ .  $E_{ni}$  has two common units:  $\mu V_{RMS}$  (RMS value) and  $\mu V_{P-P}$  (Peak-to-Peak value). The  $E_{ni}$  specification (in AC Electrical Specifications) shows units of  $\mu V_{P-P}$  and a value 6.6 times larger than the RMS value.

### 4.3 Typical Applications

#### 4.3.1 LOW-PASS FILTER

Figure 4-7 is a low-pass active filter using Sallen-Key topology. It has a bandwidth of 250 kHz that takes advantage of the MCP6082X's speed. It also has low sensitivity to component variations. This and other active filters can be easily designed using Microchip's FilterLab<sup>®</sup> design tool.



FIGURE 4-7: Sallen-Key Low-Pass Filter, 250 kHz Bandwidth.

#### 4.3.2 EDGE DETECTOR

Figure 4-8 shows an edge detector based on a high-pass Sallen-Key filter and a low-pass R-C filter. At low frequencies, the high-pass filter produces a gain proportional to  $f^2$  (or the second time derivative of V<sub>IN</sub>) that emphasizes the time points when there are large changes in the slope of V<sub>IN</sub>. The low-pass filter limits the impact of random noise and interference.



FIGURE 4-8:

The high-pass filter has a second order Butterworth response, with low step response overshoot. Its cutoff frequency is 1.3 MHz and supports the detection of rise and fall times of 0.3  $\mu$ s and longer.

Edge Detector Circuit.

The low-pass filter has a cutoff frequency of 5 MHz and supports detection of rise and fall times of 0.3  $\mu$ s and longer.

### 4.3.3 PHOTODIODE DETECTOR

The circuit in Figure 4-9 has a photodiode detector (D) that has parasitic capacitance,  $C_D$  and produces an output current,  $I_D$ .  $V_{DB}$  biases the photodiode detector so that it is either in photovoltaic mode (at 0V, like  $U_1$ 's noninverting input) or photoconductive mode (less than 0V). Photovoltaic mode has a linear response to light, while photoconductive mode is faster.



The operational amplifier (U<sub>1</sub>) provides gain. The capacitance  $C_G$  represents parasitic PCB capacitance and U<sub>1</sub>'s input capacitance (C<sub>CM</sub>).

The gain resistor ( $R_F$ ) converts  $I_D$  to a voltage at pin  $V_{OUT}$ . The combination of  $R_F$ ,  $C_D$  and  $C_G$  create a noise gain zero at 22.7 kHz that destabilizes the feedback loop if  $C_F$  is not of appropriate value.  $C_F$  and the parasitic capacitance of  $R_F$  (for example, 0.15 pF) both stabilize the feedback loop by adding a noise gain pole at 0.74 MHz and set the high frequency noise gain to 15.9 V/V.

The feedback loop's crossover frequency is the operational amplifier's gain-bandwidth product divided by the high frequency noise gain, or 1.6 MHz. Since this is roughly 2.5 times larger than the noise gain pole, the feedback loop is robustly stable.

The signal gain has one pole at 0.74 MHz that is set by  $R_F$  and  $C_F$  (the same as the noise gain pole).

Use simulations and bench testing to obtain the design goals. Check step response overshoot for stability and random output noise for accuracy.

Other photovoltaic detector circuits come with different trade-offs. The circuit in Figure 4-9 is faster than a circuit that does not require  $C_F$ , but needs a much faster operational amplifier. Other implementation details can vary as well.

## 5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP60821/1U/3 operational amplifiers.

## 5.1 Analog Demonstration Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to aid customers achieve faster time to market.

For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip website at www.microchipdirect.com.

## 5.2 Application Notes

The following Microchip Analog Design Notes and Application Notes are available on the Microchip website at www.microchip. com/appnotes and are recommended as supplemental reference resources.

- AN003 "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722 "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723 "Operational Amplifier AC Specifications and Applications", DS00723
- AN884 "Driving Capacitive Loads With Operational Amplifiers", DS00884
- AN990 "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177 "Operational Amplifier Precision Design: DC Errors", DS01177
- AN1228 "Operational Amplifier Precision Design: Random Noise", DS01228
- AN1297 "Microchip's Operational Amplifier SPICE Macro Models", DS01297
- AN1332 "Current Sensing Circuit Concepts and Fundamentals", DS01332
- AN1494 "Using MCP6491 Operational Amplifiers for Photodetection Applications", DS01494

These applications notes and others are listed in the design guide:

• "Signal Chain Design Guide", DS21825

NOTES:

## 6.0 PACKAGING INFORMATION

### 6.1 Package Markings

#### 5 Lead SOT-23 (MCP60821)



5 Lead SC70 (MCP60821U)







Example:



6 Lead SOT-23 (MCP60823)







Legend	* XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

## 6.2 Package Drawings

## 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

## 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	IVITELIIVIETEINS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		5			
Pitch	е		0.95 BSC			
Outside lead pitch	e1		1.90 BSC			
Overall Height	Α	0.90	-	1.45		
Molded Package Thickness	A2	0.89	-	1.30		
Standoff	A1	-	-	0.15		
Overall Width	E	2.80 BSC				
Molded Package Width	E1		1.60 BSC			
Overall Length	D	2.90 BSC				
Foot Length	L	0.30	-	0.60		
Footprint	L1	0.60 REF				
Foot Angle	θ	0° - 10°				
Lead Thickness	С	0.08	0.26			
Lead Width	b	0.20	-	0.51		

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.25mm per side. 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2

## 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]





## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	ontact Pad Spacing C			
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

## 5-Lead Plastic Small Outline Transistor (LTY) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









END VIEW

Microchip Technology Drawing C04-061-LTY Rev E Sheet 1 of 2

## 5-Lead Plastic Small Outline Transistor (LTY) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N	5				
Pitch	е		0.65 BSC			
Overall Height	Α	0.80 - 1.10				
Standoff	A1	0.00	-	0.10		
Molded Package Thickness	A2	0.80	-	1.00		
Overall Length	D	2.00 BSC				
Overall Width	E	2.10 BSC				
Molded Package Width	E1	1.25 BSC				
Terminal Width	b	0.15	-	0.40		
Terminal Length	L	0.10	0.20	0.46		
Lead Thickness	С	0.08 - 0.26				

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-061-LTY Rev E Sheet 2 of 2

## 5-Lead Plastic Small Outline Transistor (LTY) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	ontact Pad Spacing C 2.20			
Contact Pad Width	Х			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LTY Rev E

## 6-Lead Plastic Small Outline Transistor (CH) [SOT-23]



Microchip Technology Drawing C04-028-CH Rev. F Sheet 1 of 2

## 6-Lead Plastic Small Outline Transistor (CH) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Leads	lumber of Leads N 6					
Pitch	е		0.95 BSC			
Outside lead pitch	e1		1.90 BSC			
Overall Height	Α	0.90 - 1.4				
Molded Package Thickness	A2	0.89	0.89 1.15			
Standoff	A1	0.00	0.00 -			
Overall Width	E	2.80 BSC				
Molded Package Width	E1	1.60 BSC				
Overall Length	D	2.90 BSC				
Foot Length	L	0.30	0.60			
Footprint	L1	0.60 REF				
Foot Angle	Ø	0°	-	10°		
Lead Thickness	С	0.08	- 80.0			
Lead Width	b	0.20	-	0.51		

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.25mm per side.

2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028-CH Rev.F Sheet 2 of 2

## 6-Lead Plastic Small Outline Transistor (CH) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Contact Pitch E		0.95 BSC		
Contact Pad Spacing	С	2.80			
Contact Pad Width (X6)	Х			0.60	
Contact Pad Length (X6)	Y			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028-CH Rev.F

NOTES:

## APPENDIX A: REVISION HISTORY

## **Revision A (September 2024)**

• Original release of this document.

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X <sup>(1)</sup>	<u>-X</u>	<u>/XX</u>	Exan	nples		
Device	Tape and Reel Option	Temperature Range	Package	a)	MCP6	60821T-E/OT:	Tape and Reel, Extended Temperature, 5-Lead SOT-23
Device:	MCP60821: 25 MCP60821U: 25 MCP	MHz Single Operatior MHz Single Operatior	nal Amplifier nal Amplifier	b)	MCP6	60821UT-E/LTY	: Tape and Reel, Extended Temperature, 5-Lead SC70
	MCP60823: 25 I	MHz Single Operation	nal Amplifier	c)	MCP6	60823T-E/CH:	Tape and Reel, Extended Temperature, 6-L ead SOT-23
Temperature Range:	E = -40 °C to +1	25 °C					0 2000 001 20
Package:	LTY = 5-Lead Plas (SC70) *	tic Small Outline Tra	nsistor				
	OT = 5-Lead Plas (SOT-23) CH = 6-Lead Plas (SOT-23)	tic Small Outline Trai	nsistor nsistor	Note	1:	Tape and Ree catalog part nu identifier is use not printed on	I identifier only appears in the umber description. This ed for ordering purposes and is the device package. Check
	* Y = Nickel-Palla Designator.	dium-Gold Manufact	uring			with your Micro availability with	ochip Sales Office for package h the Tape and Reel option.

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality. ISBN:978-1-6683-0204-0



## Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Tel: 886-2-2508-8600

Tel: 84-28-5448-2100

Fax: 31-416-690340

Italy - Padova

Tel: 46-31-704-60-40

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Israel - Hod Hasharon

Tel: 49-8031-354-560

Tel: 972-9-775-5100

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Italy - Milan

Tel: 49-8931-9700

Germany - Haan

Fax: 43-7242-2244-393

Denmark - Copenhagen

Korea - Daegu

Korea - Seoul

Malaysia - Kuala Lumpur

Malaysia - Penang

Philippines - Manila

Singapore

Taiwan - Taipei

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh

**Netherlands - Drunen** Tel: 31-416-690399

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg

Sweden - Stockholm Tel: 46-8-5090-4654