
PXle-5160

Specifications

2025-04-23



Contents

PXIe-5160 Specifications 3

PXIe-5160 Specifications

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. **Warranted** specifications account for measurement uncertainties, temperature drift, and aging. **Warranted** specifications are ensured by design, or verified during production and calibration.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- **Measured (meas)** specifications describe the measured performance of a representative model.

Specifications are **Typical** unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All vertical ranges
- All bandwidths and bandwidth limit filters
- Sample rate set to 1.25 GS/s or 2.5 GS/s
- Onboard Sample clock locked to onboard Reference clock

Warranted specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature ranges of 0 °C to 45 °C
- The PXIe-5160 is warmed up for 15 minutes at ambient temperature

- Self-calibration is completed after warm-up period
- Calibration cycle is maintained
- The PXI Express chassis fan speed is set to HIGH, the foam fan filters are removed if present, and the empty slots contain PXI chassis slot blockers and filler panels. For more information about cooling, refer to the Maintain Forced-Air Cooling Note to Users document available at ni.com/manuals.
- NI-SCOPE 4.1 or later instrument driver is used
- External calibration is performed at $23\text{ }^{\circ}\text{C} \pm 3\text{ }^{\circ}\text{C}$

Typical specifications are valid under the following conditions unless otherwise noted:

- Ambient temperature ranges of $0\text{ }^{\circ}\text{C}$ to $45\text{ }^{\circ}\text{C}$

PXIe-5160 Pinout

Use the pinout to connect to terminals on the PXIe-5160.

Figure 1. PXIe-5160 Connector Pinout




Table 1. PXle-5160 (2CH) Front Panel Connectors

Label	Function	Connector Type
CH 0 and CH 1	Analog input connection; digitizes data and triggers acquisitions.	BNC female
TRIG	External analog trigger; signals on the TRIG connector cannot be digitized.	BNC female
CLK IN	Imports an external Reference Clock or Sample Clock to the device.	SMB jack
CLK OUT	Exports the Reference Clock from the device.	SMB jack
PFI 0	PFI line for digital trigger input/output.	SMB jack
PFI 1	PFI line for digital trigger input/output and probe compensation. No subsample trigger accuracy.	SMB jack

Table 2. PXle-5160 (4CH) Front Panel Connectors


Label	Function	Connector Type
CH 0 to CH 3	Analog input connection; digitizes data and triggers acquisitions.	BNC female
CLK IN	Imports an external Reference Clock or Sample Clock to the device.	SMB jack
CLK OUT	Exports the Reference Clock from the device.	SMB jack
PFI 0	PFI line for digital trigger input/output.	SMB jack
PFI 1	PFI line for digital trigger input/output and probe compensation. No subsample trigger accuracy.	SMB jack

Vertical

Analog Input

Number of channels	
PXIe-5160 (2 CH)	Two (simultaneously sampled)
PXIe-5160 (4 CH)	Four (simultaneously sampled)
Input type	Referenced single-ended
Connectors	BNC

Impedance and Coupling



Note Impedance and coupling are software-selectable on a per-channel basis.

Table 3. Input Impedance

Impedance Setting	Typical	Warranted
50 Ω	50 $\Omega \pm 1.50\%$	50 $\Omega \pm 1.75\%$
1 M Ω	1 M $\Omega \pm 0.75\%$	1 M $\Omega \pm 0.90\%$

Input capacitance ¹	15 pF \pm 0.8 pF, nominal 15 pF \pm 2.5 pF, warranted
Input coupling	AC, DC

1. 1 M Ω input only.

Table 4. Voltage Standing Wave Ratio (VSWR), Nominal^[2]

Frequency ²	VSWR
DC $\leq f \leq$ 500 MHz	1.1:1

Voltage Levels

Table 5. 50 Ω Full-Scale (FS) Input Range and Vertical Offset Range

Input Range (V_{pk-pk})	Vertical Offset Range (V)
0.05 V	± 0.5
0.1 V	± 0.5
0.2 V	± 0.5
0.5 V	± 0.5
1 V	± 0.5
2 V	± 1.5
5 V	0

Table 6. 1 M Ω FS Input Range and Vertical Offset Range

Input Range (V_{pk-pk})	Vertical Offset Range (V)
0.05 V	± 0.5
0.1 V	± 0.5
0.2 V	± 0.5
0.5 V	± 0.5
1 V	± 0.5
2 V	± 5
5 V	± 5
10 V	± 5
20 V	± 30
50 V	± 15

2. 50 Ω input only.

Maximum input overload ³	
50 Ω	Peaks ≤ 5 V, nominal
1 M Ω	Peaks ≤ 42 V, nominal

Accuracy

Resolution	10 bits
DC accuracy ^{4[4]}	$\pm[(2\% \times \textbf{Reading} - \textbf{Vertical Offset}) + (1.4\% \times \textbf{Vertical Offset}) + (0.6\% \text{ of } \textbf{FS}) + 600 \mu\text{V}]$
DC drift ^{5[5]}	$\pm[(0.1\% \times \textbf{Reading} - \textbf{Vertical Offset}) + (0.025\% \times \textbf{Vertical Offset}) + (0.03\% \text{ of } \textbf{FS})]$ per $^{\circ}\text{C}$, nominal
AC amplitude accuracy ^[4]	± 0.5 dB at 50 kHz
AC amplitude drift ^[5]	± 0.01 dB per $^{\circ}\text{C}$ at 50 kHz, nominal

3. Signals exceeding the maximum input overload may cause damage to the device.
4. Within $\pm 3^{\circ}\text{C}$ of self-calibration temperature. This specification is **typical** for peak-to-peak input ranges of 0.05 V to 0.1 V and **warranted** for all other input ranges.
5. Used to calculate errors when onboard temperature changes more than $\pm 3^{\circ}\text{C}$ from the self-calibration temperature.

Table 7. Crosstalk (CH to/from CH), Nominal^[6]

Input Impedance	Input Frequency	Crosstalk
50 Ω ⁶	DC $\leq f \leq$ 100 MHz	-60 dB
	100 MHz $< f \leq$ 500 MHz	-45 dB
1 M Ω ⁷	DC $\leq f \leq$ 100 MHz	-55 dB
	100 MHz $< f \leq$ 200 MHz	-45 dB

Bandwidth and Transient Response

50 Ω bandwidth (-3 dB) ⁸	500 MHz, typical 475 MHz, warranted ⁹
--	---

Table 8. 1 M Ω Bandwidth (-3 dB)^[12]

Input Impedance	Input Range (V _{pk-pk})	Nominal	Warranted ^[1]
1 M Ω ¹⁰	0.05 V to 1 V	—	300 MHz ¹¹
	2 V to 10 V	300 MHz	250 MHz
	20 V to 50 V	300 MHz	—

Bandwidth-limiting filters ¹²	20 MHz 175 MHz
Rise/fall time ¹³	

6. Measured on one channel with test signal applied to another channel, with same range setting on both channels.

7. Only valid on peak-to-peak input ranges of 0.05 V to 10 V.

8. Normalized to 50 kHz.

9. For ambient temperature ranges of 0 °C to 30 °C.

10. Verified using a 50 Ω source and 50 Ω feed-through terminator.

11. For ambient temperature ranges of 0 °C to 30 °C.

12. Normalized to 50 kHz.

50 Ω	750 ps
1 MΩ ¹⁴	1.4 ns
AC-coupling cutoff (-3 dB)¹⁵	
50 Ω ¹⁶	170 kHz
1 MΩ	17 Hz

Figure 2. PXIe-5160 Step Response, 50 Ω, 1 V_{pk-pk} Input Range, -0.25 V Programmable Offset, 500 ps Rising Edge, Measured






Figure 3. PXIe-5160 Step Response, 1 MΩ, 1 V_{pk-pk} Input Range, -0.25 V Programmable Offset, 500 ps

- 13. 50% FS input pulse.
- 14. Verified using a 50 Ω source and 50 Ω feed-through terminator.
- 15. Verified using a 50 Ω source.
- 16. With AC coupling enabled, the DC resistance to ground is 20 kΩ.

Rising Edge, Measured¹⁷Figure 4. PXle-5160 50 Ω Frequency Response, 1 V_{pk-pk}, 2.5 GS/s, Measured

17. Verified using a 50 Ω source and 50 Ω feed-through terminator.

Figure 5. PXIe-5160 1 M Ω Frequency Response, 1 V_{pk-pk}, Measured¹⁸





Figure 6. PXIe-5160 Bandwidth-Limiting Filters Frequency Response, 1 V_{pk-pk}, Measured



Spectral Characteristics

50 Ω Spectral Characteristics


Table 9. Spurious-Free Dynamic Range (SFDR), Nominal^[19]

Input Frequency	SFDR ¹⁹
<10 MHz	56 dBc
≥10 MHz to ≤100 MHz	54 dBc

18. Verified using a 50 Ω source and 50 Ω feed-through terminator.
19. -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics. 7.2 kHz resolution bandwidth.

Table 10. Effective Number of Bits (ENOB), Nominal^[19]

Input Frequency	Input Range (V_{pk-pk})	ENOB
<100 MHz	0.05 V	7.1
	0.1 V	7.4
	0.2 V to 5 V	7.6

Figure 7. PXle-5160 Single Tone Spectrum, 2.98 dBm Input Signal at Connector, 50 Ω , 1 V_{pk-pk} , 2.5 GS/s, 101 MHz Input Tone, Full Bandwidth, Measured1 M Ω Spectral Characteristics²⁰Table 11. SFDR, Nominal^[21]

Input Frequency	Input Range (V_{pk-pk})	SFDR ²¹
<10 MHz	0.05 V to 10 V	53 dBc
	20 V	50 dBc
≥ 10 MHz to ≤ 100 MHz	0.05 V to 0.5 V	53 dBc
	1 V to 5 V	48 dBc

20. Verified using a 50 Ω source and 50 Ω feed-through terminator.

21. -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics. 7.2 kHz resolution bandwidth.

Table 12. ENOB, Nominal^[21]

Input Frequency	Input Range (V_{pk-pk})	ENOB
<10 MHz	0.05 V	6.8
	0.1 V	7.4
	0.2 V to 20 V	7.6
≤ 100 MHz	0.05 V	6.8
	0.1 V to 0.5 V	7.4
	1 V to 5 V	7.1

Noise

Table 13. RMS Noise^[22]

Input Impedance	Input Range (V_{pk-pk})	Typical	Warranted
$50\ \Omega$ ²²	0.05 V	0.26% of FS	0.3% of FS
	0.1 V	0.16% of FS	0.19% of FS
	0.2 V to 5 V	0.14% of FS	0.17% of FS
1 M Ω	0.05 V	0.26% of FS	0.3% of FS
	0.1 V	0.16% of FS	0.19% of FS
	0.2 V to 50 V	0.14% of FS	0.17% of FS

Skew

Channel-to-channel skew	
50 Ω to 50 Ω	<25 ps, nominal
1 M Ω to 1 M Ω	<125 ps, nominal
50 Ω to 1 M Ω	<800 ps, nominal

22. Verified using a 50 Ω terminator connected to input.

Horizontal

Sample Clock

Sources	
Internal	Onboard clock (internal VCO)
External	Front panel SMB connector

Onboard Clock

Real-time sample rate range ²³	
One channel enabled	76.299 kS/s to 2.5 GS/s
Two channels enabled ²⁴	76.299 kS/s to 2.5 GS/s
Four channels enabled	76.299 kS/s to 1.25 GS/s
Random interleaved sampling (RIS) range ²⁵	Up to 50 GS/s
Sample clock jitter ²⁶	250 fs RMS (12 kHz to 10 MHz), nominal

23. Divide by n decimation from 1.25 GS/s used for all rates less than 1.25 GS/s. For more information about the Sample Clock and decimation, refer to the ***NI High-Speed Digitizers Help***.

24. For the PXIe-5160 (4 CH), supported on channels 0 and 2. For the PXIe-5160 (2 CH), supported on channels 0 and 1.

25. With one channel enabled, stepped in multiples of 2.5 GS/s. With two channels enabled, stepped in multiples of 2.5 GS/s. With four channels enabled, stepped in multiples of 1.25 GS/s.

26. Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.

Timebase frequency	2.5 GHz
Timebase accuracy ²⁷	± 10 ppm, typical ± 25 ppm, warranted

Phase-Locked Loop (PLL) Reference Clock

Sources	
Internal	Onboard 10 MHz reference
External	External 10 MHz (front panel CLK IN connector) or PXI_CLK10 (backplane connector)
Duty cycle tolerance	45% to 55%

External Sample Clock (CLK IN, Front Panel Connector)

Input voltage range, when configured as a Sample Clock	-10 dBm through 16 dBm
Maximum input overload, when configured as a Sample Clock	18 dBm
Impedance	50 Ω
Coupling	AC

27. When phase-locked to an external Reference Clock, the timebase accuracy is equal to the external Reference Clock accuracy. For example, when locked to the System Reference Clock of a PXI Express chassis, the module inherits the accuracy of the chassis System Reference Clock.

Frequency range	1.25 GHz to 2.5 GHz ²⁸
-----------------	-----------------------------------

External Reference Clock In (CLK IN, Front Panel Connector)

Input voltage range, when configured as a Reference Clock	200 mV _{pk-pk} to 4 V _{pk-pk}
Maximum input overload, when configured as a Reference Clock	5 V _{pk-pk} with Peaks ≤ 10 V
Impedance	50 Ω
Coupling	AC
Frequency range ²⁹	10 MHz

Reference Clock Out (CLK OUT, Front Panel Connector)

Output impedance	50 Ω
Logic type	3.3 V CMOS
Maximum current drive	±10 mA

28. To achieve the same real-time sample rate ranges as the onboard clock, a 2.5 GHz frequency is required.

29. The PLL Reference Clock frequency must be accurate to ±25 ppm.

Trigger

Supported trigger	Reference (Stop) Trigger
Trigger types	Edge Digital Immediate Hysteresis Software
Trigger sources	
PXle-5160 (2 CH)	CH 0, CH 1, TRIG, PFI 0, PFI 1, PXI_TRIG <0..6>, and Software
PXle-5160 (4 CH)	CH 0, CH 1, CH 2, CH 3, PFI 0, PFI 1, PXI_TRIG <0..6>, and Software
Time-to-digital conversion circuit time resolution	4 ps
Dead time	710 ns, nominal
Holdoff	6.4 ns to 27.4 s
Trigger delay	From 0 to 73,786,976 seconds (28 months), nominal

Analog Trigger (Edge Trigger Type)

Sources	
PXle-5160 (2 CH)	CH 0, CH 1, or TRIG ³⁰
PXle-5160 (4 CH)	CH 0, CH 1, CH 2, or CH 3
Trigger filters	
Low-frequency reject	150 kHz, nominal
High-frequency reject	150 kHz, nominal
Trigger sensitivity	3% of FS at ≤ 10 MHz, nominal
Trigger accuracy ³¹	6% of FS at ≤ 10 MHz, nominal
Trigger jitter	4.7 ps

External Trigger (TRIG, Front Panel Connector)



Note TRIG is valid only for the PXle-5160 (2 CH) device.

Connector	BNC
-----------	-----

30. For specifications on the TRIG input, refer to the **External Trigger (TRIG, Front Panel Connector)** section.
31. When the impedance settings of the triggering input and the analog input channel are the same. Delay will increase if the impedance of the triggering input does not match the impedance of the analog input channel.

Impedance	50 Ω or 1 MΩ	
Coupling	AC or DC	
Input voltage range		
50 Ω	±2.5 V	
1 MΩ	±5 V	
Maximum input overload		
50 Ω	Peaks ≤5 V, nominal	
1 MΩ	Peaks ≤42 V, nominal	
Trigger sensitivity		3% of FS at ≤10 MHz, nominal
Trigger accuracy ³²		6% of FS at ≤10 MHz, nominal
Trigger jitter		4.7 ps

Digital Trigger (Digital Trigger Type)

Sources³³

32. When the impedance settings of the triggering input and the analog input channel are the same. Delay will increase if the impedance of the triggering input does not match the impedance of the analog input channel.
33. Subsample trigger accuracy not supported on PFI 1 or PXI_TRIG<0..6>.

Front panel SMB connector	PFI <0..1>
Backplane connector	PXI_TRIG <0..6>

Programmable Function Interface (PFI 0 and PFI 1, Front Panel Connectors)

Connector	SMB jack
Direction	Bidirectional

As an Input (Trigger)

Destinations	Start Trigger (Acquisition Arm) Reference (Stop) Trigger Advance Trigger
Input impedance	10 k Ω
V _{IH}	2.0 V
V _{IL}	0.8 V
Maximum input overload	-0.5 V to 5.5 V

Maximum frequency	25 MHz
-------------------	--------

As an Output (Event)

Sources	<p>Ready for Start</p> <p>Start Trigger (Acquisition Arm)</p> <p>Ready for Reference</p> <p>Arm Reference Trigger</p> <p>Reference (Stop) Trigger</p> <p>End of Record</p> <p>Ready for Advance</p> <p>Advance Trigger</p> <p>Done (End of Acquisition)</p> <p>Probe Compensation³⁴</p>
Output impedance	50 Ω , nominal
Logic type	3.3 V CMOS
Maximum current drive	± 10 mA
Maximum frequency	25 MHz

34. 1 kHz, 50% duty cycle square wave, PFI 1 only.

CableSense

CableSense pulse voltage ³⁵	0.5 V , nominal
CableSense pulse rise time ³⁶	950 ps , nominal

Driver support for CableSense on the PXIe-5160 was first available in NI-SCOPE18.7.

Related information:

- [For more information about CableSense technology, refer to ni.com/cablesense.](https://ni.com/cablesense)

Waveform Specifications

Onboard memory sizes ³⁷	64 MB or 2 GB
Minimum record length	1 sample
Number of pretrigger samples ³⁸ [38]	Zero up to full record length
Number of posttrigger samples ^{[38]}	Zero up to full record length
Maximum number of records in onboard memory³⁹	

35. When measured with a high-impedance device.

36. When sourcing into a 50 Ω cable or load.

37. Onboard memory is shared among all enabled channels.

38. Single-record and multirecord acquisitions.

39. You can exceed these numbers if you fetch records while acquiring data. For more information, refer

64 MB	65,536
2 GB	100,000
Allocated onboard memory per record	$[(\textbf{Record length} + 448 \text{ samples}) \times 2 \text{ bytes/sample}]$, rounded up to an integer multiple of 128 bytes (minimum 512 bytes)

Memory Sanitization

For information about memory sanitization, refer to the letter of volatility for your device, which is available at ni.com/manuals.

Calibration

External Calibration

External calibration calibrates the onboard references used in self-calibration and the external trigger levels. All calibration constants are stored in nonvolatile memory.

Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, triggering, and timing errors for all input ranges.

Calibration Specifications

Interval for external calibration	2 years
Warm-up time ⁴⁰	15 minutes

to the *NI High-Speed Digitizers Help*.

40.

Software

Driver Software

Driver support for this device was first available in NI-SCOPE4.1.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-5160. NI-SCOPE provides application programming interfaces for many development environments.

Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows™/CVI™
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can monitor, control, and record measurements from the PXIe-5160 using InstrumentStudio.

InstrumentStudio is a software-based front panel application that allows you to perform interactive measurements on several different device types in a single program.



Note InstrumentStudio is supported only on 64-bit systems. If you are using a 32-bit system, use the NI-SCOPE-specific soft front panel instead of InstrumentStudio.

Interactive control of the PXIe-5160 was first available via InstrumentStudio in NI-SCOPE18.1 and via the NI-SCOPE SFP in NI-SCOPE4.1. InstrumentStudio and the

NI-SCOPE SFP are included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5160. MAX is included on the driver media.


TClk Specifications

You can use the NI TClk synchronization method and the NI-TClk driver to align the Sample clocks on any number of supported devices, in one or more chassis. For more information about TClk synchronization, refer to the ***NI-TClk Synchronization Help***, which is located within the ***NI High-Speed Digitizers Help***. For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.

Intermodule SMC Synchronization Using NI-TClk for Identical Modules

Specifications are valid under the following conditions:

- All modules are installed in one PXI Express chassis.
- The NI-TClk driver is used to align the Sample clocks of each module.
- All parameters are set to identical values for each SMC-based module.
- Modules are synchronized without using an external Sample clock.
- Self-calibration is completed.



Note Although you can use NI-TClk to synchronize non-identical SMC-based modules, these specifications apply only to synchronizing identical modules.

Skew ⁴¹	100 ps, nominal
Skew after manual adjustment	≤5 ps, nominal
Sample clock delay/adjustment resolution	20 fs

41. Caused by clock and analog path delay differences. No manual adjustment performed. Tested with a NI PXIe-1082 chassis with a maximum slot-to-slot skew of 100 ps.

Power Requirements

+3.3 VDC	2.2 A, nominal
+12 VDC	2.3 A, nominal
Total power	34.8 W, nominal

Physical Characteristics

Dimensions	3U, 1 slot, PXI Express gen 1 x4 Module 21.4 cm × 2.0 cm × 13.1 cm (8.4 in. × 0.8 in. × 5.1 in.)
Weight	430 g (15 oz.)

Environmental Characteristics

Temperature	
Operating	0 °C to 45 °C
Storage	-40 °C to 71 °C
Humidity	
Operating	10% to 90%, noncondensing

Storage	5% to 95%, noncondensing
Pollution Degree	2
Maximum altitude	2,000 m (800 mbar) (at 25 °C ambient temperature)
Shock and Vibration	
Operating vibration	5 Hz to 500 Hz, 0.3 g RMS
Non-operating vibration	5 Hz to 500 Hz, 2.4 g RMS
Operating shock	30 g, half-sine, 11 ms pulse

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/product-certifications, search by model number, and click the appropriate link.