

CoolSET™ SiP System in Package ICE1 Family - 100ZCM series

Features

- Integrated 800 V avalanche rugged CoolMOS™ P7
- Fast startup with integrated 950 V startup-cell
- Integrated synchronous rectification (SR) driver with typical 10 V output
- Integrated active Xcap discharge function to meet IEC 60335 X2 capacitor discharge
- AC zero crossing detection and signaling function via ACZC pin
- Integrated reinforced isolated communication from secondary to primary side
- Integrated general purpose isolated enable signal path from secondary to primary side
- Novel zero voltage switching (ZVS) flyback operation for lowest switching losses and low electromagnetic interference (EMI) signature
- Reliable pulse width modulation (PWM) switching operation by synchronized timing of primary and secondary side SR switch
- Supports primary side wide VCC operating range up to 29 V
- Optimized low supply currents for hysteretic mode operation to reach stand-by power < 50 mW
- Built-in secondary side feedback control loop with error amplifier
- Multi-mode control for optimized efficiency across the entire load range
- Auto-restart mode protection for VCC over/undervoltage, overload/open-loop, line/output overvoltage, overtemperature



RoHS



Green



Halogen-free



Lead-free

Potential applications


- Auxiliary power supply for home appliances
- General SMPS

Product validation

- Qualified for industrial applications according to the relevant tests of JEDEC JESD47, JESD22, and J-STD-020.
- Xcap discharge certification according to IEC 62368-1 (certification n. BE-54255) to meet IEC 62368-1 Xcap discharge requirements
- Reinforced isolation certified according to IEC 60747-17 with $V_{IOSM} = 11000 V_{pk}$ (VDE 0884-17 with certification n. 40055138) and EN IEC 62368-1 (certification n. 40055138, appendix 500Z1)
- Pending UL 1577 with $V_{ISO} = 5700 V$ and pending CQC (GB4943.1)

Description

The CoolSET SiP 100ZCM series (ICE1xxZCM-Vxxx) enables effective reduction of system complexity. A high amount of discrete system components can be removed due to system forward integration. Beside the integration of the high voltage power switch and control on primary side, also the secondary side SR control and regulation loop is integrated. The timings of primary side power switch control and secondary side SR control are matched and enable reliable and robust operation under all switching conditions. The used coreless transformer technology (CT-Link) provides reinforced and safe isolated communication between primary and secondary side. Advanced PWM switching pattern forces a quasi-resonant ZVS flyback operation, reducing the turn-on switching losses and optimizing EMI signature. An advanced set of protection features supports ease of design-in.



Output power table

Product ¹⁾	$V_{(BR)OSS}$ ²⁾	$R_{DS(on)(typ)}$ ³⁾	230 V _{AC} ± 15% ⁴⁾	85 to 320 V _{AC} ⁴⁾	385 V _{DC} ⁴⁾
ICE183ZCM	800 V	1.92 Ω	50 W	35 W	70 W
ICE184ZCM	800 V	0.70 Ω	85 W	60 W	110 W
ICE186ZCM	800 V	0.39 Ω	110 W	75 W	145 W

¹⁾ PG-DSO-27-1 package

²⁾ CoolMOS™ P7

³⁾ at $T_J = 25^\circ C$

⁴⁾ Min. continuous power in a typical open frame design at $T_A = 40^\circ C$, $T_J = 125^\circ C$, 2 layers of 2 oz. Cu with package mounted on top surface and bottom surface with total Cu heat sinking area of 322 mm² (bottom = 162 mm² and top = 160 mm²) and 53 pieces of 0.5 mm vias connecting the two surfaces, efficiency > 90%. Max. power is dependent on the system design.

Typical application




Table of contents

	Table of contents	3
1	Pin configuration and functionality	5
2	Representative block diagram	7
3	Functional description	8
3.1	Introduction	8
3.2	Power supply management	8
3.2.1	Primary VCCP capacitor charge-up and startup sequence	8
3.2.2	Secondary VCCS startup sequence	8
3.3	Control features	8
3.3.1	High voltage sensing via HV startup-cell at HV pin	8
3.3.2	Active X-cap discharge function and AC zero crossing detection	9
3.3.3	HV sensing via VINP pin	10
3.3.4	Primary current sensing at CS pin	10
3.3.5	Primary ZCDP sensing	11
3.3.6	Primary soft-start control	12
3.3.7	Normal operation	12
3.3.7.1	Secondary take-over of control	13
3.3.7.2	Secondary ZCDS sensing	13
3.3.7.3	Synchronous rectifier	13
3.3.7.4	Self-adapting current injection for zero voltage switching	13
3.3.7.5	Closed loop operation	13
3.3.8	Multi-mode operation	13
3.3.8.1	QR operation with frequency limits	13
3.3.8.2	Skip operation	15
3.3.8.3	Hysteretic mode operation	15
3.4	Protection features	16
3.4.1	Primary side protection features	18
3.4.1.1	Primary VCCP overvoltage and undervoltage protection	18
3.4.1.2	Primary VCCP short to GND protection	18
3.4.1.3	Primary maximum peak current limitation (OCP1max)	18
3.4.1.4	Primary maximum power limitation	18
3.4.1.5	Primary 2nd level overcurrent (OCP2) protection	18
3.4.1.6	Primary CS floating protection	18
3.4.1.7	Primary overtemperature protection	18
3.4.1.8	Primary brownin and brownout protection	19
3.4.1.9	Primary line overvoltage protection	19
3.4.1.10	Primary output overvoltage protection	19
3.4.1.11	Primary output undervoltage protection	19
3.4.1.12	Primary ZCDP short to GNDP protection	19

3.4.1.13	Primary close-loop timeout protection	19
3.4.2	Secondary side protection functions	19
3.4.2.1	Secondary VCCS undervoltage and overvoltage protection	19
3.4.2.2	Secondary open-loop protection	19
3.5	Hardware configuration by external resistor setting	19
3.5.1	Primary side configuration	20
3.5.2	Secondary side configuration	20
4	Characteristics	22
4.1	Absolute maximum ratings	22
4.2	Package characteristics	24
4.3	Operating conditions	25
4.4	Electrical characteristics	27
4.4.1	Power supply primary (VCCP pin)	27
4.4.2	High voltage (HV pin)	28
4.4.3	ACZC output pin	28
4.4.4	Current sensing primary (CS pin)	29
4.4.5	Primary zero-crossing detection and output voltage measurement (ZCDP pin)	30
4.4.6	Bus voltage sensing primary (VINP pin)	30
4.4.7	Power switch	31
4.4.8	Power supply secondary (VCCS pin)	32
4.4.9	Feedback (FB pin)	33
4.4.10	Multi-mode and error amplifier output (EA pin)	33
4.4.11	Jitter function	35
4.4.12	Zero-crossing detection secondary (ZCDS pin)	35
4.4.13	SR gate driver (GDSR pin)	36
4.4.14	Secondary side configuration (CONF0 and CONF1 pins)	36
4.4.15	Primary overtemperature sensing	37
4.4.16	Common mode transient immunity (CMTI)	37
4.5	Power switch performance characteristics	37
4.6	Isolation specifications	38
4.6.1	Safety supply power	39
5	Package information	40
5.1	Outline dimensions and footprint	40
5.2	Marking and packaging	41
5.3	Green product (RoHS compliant)	41
6	Part ordering information	42
7	Revision history	43
	Disclaimer	44

1 Pin configuration and functionality




Figure 1 Pin configuration

Table 1 Pin functionality

Symbol	Pin	Type	Function
HV	1	I	High voltage HV pin is connected to VAC input via a series resistor and diodes.
GNDP	2	O	Ground primary side Power and signal ground.
VCCP	3	IO	Voltage supply primary side Primary side power supply.
ZCDP	4	I	Zero-crossing detection primary side ZCDP pin is connected to the auxiliary winding of the transformer via a resistor divider and diode.
VINP	5	I	Input voltage sensing primary side VINP pin is connected to a resistor divider for measuring the voltage at the bulk capacitor.
ACZC	6	O	AC zero crossing ACZC pin provides a repetitive alternating high voltage logic signal synchronized with the measured VAC zero crossing event.
GNDP	7	O	Ground primary side Power and signal ground.
CS	8	IO	Current sensing primary side CS pin is connected to a shunt resistor for measuring the primary side current ramp during turn-on phase.
DRAIN	9	I	Drain DRAIN of internal high voltage power switch.

(table continues...)

Table 1 (continued) Pin functionality

Symbol	Pin	Type	Function
N.C.	10	-	Keep open, must be not connected to ensure minimum creepage distance between primary and secondary side > 8 mm.
GNDS	11	O	Ground secondary side Power and signal ground.
GDSR	12	O	SR gate driver GDSR pin is connected to the gate of the SR power switch.
N.C.	13	-	Not connected. Connect to GNDS.
ZCDS	14	I	Zero-crossing detection secondary side ZCDS pin is connected to the secondary side output winding of the transformer via a resistor.
VCCS	15	I	Voltage supply secondary side Secondary side power supply.
N.C.	16	-	Not connected. Connect to GNDS.
FB	17	I	Feedback FB pin is connected via resistor divider to the output voltage rail.
EA	18	IO	Error amplifier EA pin is connected to the external compensation network.
GNDS	19	O	Ground secondary side Power and signal ground.
N.U.	20	-	Not used. Connect to GNDS.
CONF0	21	I	Configuration setting 0 CONF0 pin is connected to a resistor for setting the transformer winding ratio parameter.
CONF1	22	I	Configuration setting 1 CONF1 pin is connected to a resistor for setting the target parameter table.
N.U.	23	-	Not used. Connect to GNDS.
N.C.	24, 25	-	Not connected. Connect to GNDS.
GNDS	26	O	Ground secondary side Power and signal ground.
N.C.	27	-	Keep open, must not be connected to ensure minimum creepage distance between primary and secondary side > 8 mm.

2 Representative block diagram




Figure 2 Block diagram CoolSET™ SiP ICE18xZCM

3 Functional description

The functional description gives an overview about the integrated functions and features and their relationship. The numerical values of the mentioned parameters are shown in [Chapter 4](#).

3.1 Introduction

The CoolSET™-SiP ICE1 product enables significant system forward integration for a flyback topology based switching mode power supply (SMPS). In one package it integrates the primary side control, the primary side power switch, the secondary side control for feedback loop and synchronous rectification (SR). Furthermore, the HV startup-cell is providing a switchable high voltage low impedance sensing path. The communication from secondary side to primary side is performed via coreless transformer reinforced isolation barrier.

3.2 Power supply management

The power supply management is separated for the primary and secondary side isolated power supply domains (VCCP, GNDP) and (VCCS, GNDS).

3.2.1 Primary VCCP capacitor charge-up and startup sequence

A 950 V HV startup-cell charges up the VCCP capacitor with a two steps constant current source $I_{VCCPCharge1}$ and $I_{VCCPCharge2}$. In phase I, a smaller constant current source $I_{VCCPCharge1}$ charges the VCCP capacitor until V_{VCCP} reaches $V_{VCCPstart}$. After this phase, the phase II higher constant current source $I_{VCCPCharge2}$ charges the VCCP capacitor further, until the V_{VCCP} voltage exceeds the threshold V_{VCCPon} . Once V_{VCCP} has reached the V_{VCCPon} level, the primary side controller power management module is powered up and the configuration is loaded according defined hardware configuration in phase II. After phase II, the primary controller starts switching with soft-start if V_{IN} is higher than the threshold V_{VINP_BI} and lower than the threshold V_{VINP_LOVP} , and the primary side controller die junction temperature is lower than the overtemperature threshold T_{JPOTP} .

3.2.2 Secondary VCCS startup sequence

The secondary side controller is supplied by the VCCS pin. When connected to the output voltage, the supply voltage ramps up during the primary side soft-start phase. After V_{VCCS} exceeds the threshold V_{VCCSon} and additionally V_{FB} exceeds the threshold $V_{FBstart}$, the secondary side starts to take over the PWM control.

3.3 Control features

This chapter describes the flyback control features for the primary and secondary side.

3.3.1 High voltage sensing via HV startup-cell at HV pin

The controller senses the VAC input voltage at HV pin through an external HV resistor R_{HV} in series with two external diodes, which are connected to the VAC line and neutral node (see [Figure 3](#)). The sensing is based on a periodic sampling window once the controller is activated to reduce the power loss. R_{HV} determines the maximum charge current during VCCP start-up phase and discharge current for AC detection and X2 capacitor discharge phase depending on VAC voltage level. At high VAC voltage level, the charge current is clamped to $I_{VCCPCharge}$, and discharge current is clamped to I_{HV_X2CD} .




Figure 3 HV sensing circuitry for AC zero crossing detection and X2 capacitor discharge function

3.3.2 Active X-cap discharge function and AC zero crossing detection

The controller provides an active capacitor discharge function, which can meet the ICE 60335-1 X2 capacitor discharge of $< 34 \text{ V}$ in $< 1 \text{ s}$. The discharge is achieved through the integrated HV startup-cell with a maximum discharge current capability of $I_{\text{HV_X2CD}}$.

After the IC starts up and is in soft-start, the AC period determination mode is enabled to measure the AC period t_{ACPeriod} by means of an increased AC determination threshold I_{HVACD} . Thereafter, AC zero crossing mode is entered and a minimum HV sensing window t_{ACdetwin} is turned-on after a time of $t_{\text{ACPeriod}} - t_{\text{ACdetwin}}$. When AC detection window is turned on, the discharge current discharges the parasitic capacitance in the HV path and a lower AC detection threshold I_{HVACZC} is enabled. This discharge path is kept switched on until a rising edge of the AC zero-crossing comparison is detected, which disables the discharge current by turning off the AC detection window.

AC zero crossing detection

When the current sensed at HV pin is lower than the threshold I_{HVACZC} , the ACZC pin will output a logic high with on-time t_{ACZCon} (see Figure 3). During hysteric mode operation, the ACZC pin is kept logic low-level and power saving mode is enabled. The average bias losses at HV pin are then reduced by turning on the HV sensing window t_{ACdetwin} only after an enlarged time of $t_{\text{ACPeriod}} \times N_{\text{ACZCbl}} - t_{\text{ACdetwin}}$.

Note: For reliable detection, any capacitance between Live/Neutral and primary GND should be limited to less than 2.7 nF .




Figure 4 AC zero crossing detection

3.3.3 HV sensing via VINP pin

The controller senses the rectified input line voltage via the VINP pin by two resistors, R_{VINH} and R_{VINL} as shown in Figure 5. The brownin and brownout thresholds V_{VINP_BI} and V_{VINP_BO} can be configured by reading out the resistor value at the ZCDP pin (see Chapter 3.5.1).




Figure 5 VINP pin sensing

3.3.4 Primary current sensing at CS pin

In the primary side controller, the primary transformer winding current is monitored by converting it to a voltage using the external shunt resistor R_{CS} as shown in Figure 6.

This information is used for the following features:

- Peak current limitation during soft-start
- Maximum peak current limitation OCP1 during normal operation
- Primary overcurrent protection OCP2 during fault condition

To avoid mis-triggering caused by a voltage spike across the external shunt resistor at the turn-on of the primary side power switch, a leading edge blanking (LEB) filter with $t_{OCP1LEB}$ is integrated.




Figure 6 Primary current sensing at CS pin

3.3.5 Primary ZCDP sensing

The ZCDP pin enables the detection of zero-crossing during soft-start and also provides reflected output protection sensing via the auxiliary transformer winding (see Figure 7).

In the system, the voltage from the auxiliary winding is applied to the ZCDP pin through an RC network (R_{ZCDPH} , R_{ZCDPL} and C_{ZCDP}), which provides a time delay to the voltage from the auxiliary winding. Internally, this pin is connected to a zero-crossing detector, an output over/undervoltage detector and a ringing suppression time controller. The external diode D_{AUX} is added to block the negative voltage from the auxiliary winding.

During off-time of the primary power switch, the voltage at the ZCDP pin is monitored for output overvoltage and output undervoltage detection. The latter is only enabled after the soft-start. If the voltage is higher than the threshold V_{ZCDP_OVP} for $N_{ZCDPOvp}$ consecutive switching pulses, the controller enters primary output overvoltage protection. If the voltage is lower than the threshold V_{ZCDP_UVP} for $N_{ZCDPUvp}$ consecutive switching pulses, the controller enters primary output undervoltage protection.

Ringing suppression time

After the primary switch is turned off, the voltage at V_{DRAIN} oscillates, which also appears on V_{ZCDP} . To avoid mis-triggering by such oscillations to turn on the primary switch, a ringing suppression timer is implemented.

If the voltage V_{ZCDP} is lower than the V_{ZCDPRS} threshold, a longer preset time t_{ZCDPRS_SS} is applied. However, if the voltage V_{ZCDP} is higher than the V_{ZCDPRS} threshold, a shorter time t_{ZCDPRS} is set.

ZCDP pin short to ground

In the event of ZCDP pin is shorted before startup, if the voltage at the ZCDP pin is less than the ZCDP short to GNDP threshold V_{ZCDP_short} during configuration loading, the primary ZCDP short to GND protection is triggered and auto-restart mode is entered. To avoid an unknown state at the ZCDP pin, a high impedance path is provided via an integrated R_{ZCDP} . In the event of a floating ZCDP pin, the pin is discharged to GNDP via R_{ZCDP} . After a soft-start, it triggers the primary output undervoltage protection.




Figure 7 Primary ZCDP pin sensing

3.3.6 Primary soft-start control

As shown in Figure 8, the controller starts to operate with a soft-start by only increasing step by step the peak current limit. The soft-start implemented in the controller is a digital time-based function. The preset soft-start time is t_{ss} with four intermediate steps. If not limited by other functions, the peak voltage on the CS pin increases step by step by V_{SS_Step} from V_{SS1} to V_{CSOCP1} finally. During the first t_{ss_s} of soft-start, the ringing suppression time is set to t_{ZCDPrs_ss} to avoid a premature turn-off of the switching cycle due to oscillation noise.

During the first step of a soft-start, a maximum off-time is implemented. If the gate drive remains off for the period of t_{OffMax} , the gate drive is turned on again.

In addition, there is a maximum on-time t_{OnMax} limitation implemented in the controller. The limitation of maximum on-time and maximum off-time limits audible noise during startup and power down.

If control is not handed over successfully, the primary controller enters auto-restart mode if the secondary side fails to take over control within a timeout t_{pto} after soft-start has ended.




Figure 8 Maximum current sense voltage during soft-start

3.3.7 Normal operation

The following chapters describe the normal operation when secondary side has taken over the PWM control. This control is based on sensing the reflected voltage from primary side via the ZCDS pin. The control ensures that the timing of the SR power switch and the primary side power switch is synchronized under all conditions. A current injection function via the SR power switch enables ZVS operation on primary side. The control loop contains the integrated error amplifier and voltage reference together with the external configurable RC-network.

3.3.7.1 Secondary take-over of control

Once the output voltage exceeds the threshold $V_{VCCS_{on}}$, the secondary side controller starts monitoring the voltage at the FB pin. As soon as the voltage at the FB pin exceeds a level of $V_{FBstart}$, the secondary side controller takes over control from the primary side controller. This is done in two steps:

- The secondary side controller signals to the primary side to stop switching.
- After a timeout of t_{ho} , the secondary side starts the closed loop operation.

3.3.7.2 Secondary ZCDS sensing

The controller senses the ZCDS pin for SR operation as well as for valley and peak detection.

During the primary side turn-on phase, the controller clamps the ZCDS pin to the voltage at the VCCS pin. As a consequence, the flowing current represents only the reflected input voltage and is determined by the external resistor in this sensing path. This information is used for a feedforward compensation of the input voltage variation by adjusting the on-time for fast line transient response during the turn-on phase.

3.3.7.3 Synchronous rectifier

The controller integrates a synchronous rectifier (SR) controller, which senses the voltage across the secondary side external switch at drain via the ZCDS pin. The sensed signal is compared with two threshold voltages to turn on at V_{NSN} and turn off at $V_{ZCDS_SROFFs_{low}}$ the external switch to achieve optimum efficiency.

In hysteretic mode, the SR operation is disabled.

3.3.7.4 Self-adapting current injection for zero voltage switching

An additional SR turn-on pulse before turning on the primary side power switch is introduced, to inject current into the transformer for achieving ZVS condition at the primary switch. This occurs when the reflected input voltage on the secondary side is higher than I_{ZCDS_mid} at the ZCDS pin. The controller activates the SR gate driver close to the target valley on the secondary side to insert a ZVS pulse. After the ZVS pulse, the transformer voltage swings to the opposite side.

The controller turns on the primary switch close to the lowest point of the primary drain voltage.

3.3.7.5 Closed loop operation

The controller senses the output voltage via the FB pin and compares it to an internal reference voltage V_{FBref} . An integrated operational transconductance amplifier (OTA) amplifies the error signal for external compensation at the EA pin.

In closed loop operation, the controller creates a primary gate pulse with a duration based on the EA voltage. The pulse generated uses a feedforward-path from the reflected input voltage, which is sensed at the ZCDS pin, to compensate for the effect of a varying input voltage on the pulse width.

3.3.8 Multi-mode operation

The controller optimizes efficiency by multiple operation modes. During normal operation, continuous switching is taking place according to the QR control law. The QR switching is limited by frequency limits for specific operating conditions (for example very high and very low loads). At light-load skip operation is introduced first before the hysteretic mode is entered.

3.3.8.1 QR operation with frequency limits

During normal QR operation, the controller works with a digital signal processing circuit composing a target valley counter, a valley counter and a comparator, and an analog circuit composing a PWM generation unit. The three digital parts are key to implement a digital frequency reduction with decreasing load. The switch-on and -off time points are each determined by the digital circuit and the analog circuit, respectively. The input information of the zero-crossing signal and the target valley are needed to determine the switch-on while the error amplifier signal V_{EA} is necessary for the switch-off determination.

Target valley determination

The target valley number determines when to initiate a new switching cycle. This value depends on the error amplifier voltage V_{EA} , which represents the output power. A high output power results in a high V_{EA} , and a low output power leads to a low V_{EA} . Hence, according to V_{EA} , the target valley is changed to vary the off-time according to the output power.

The voltage V_{EA} is compared with three threshold voltages V_{EA_LHC} , V_{EA_HLC} and V_{EA_R} at each clock period of $t_{valleyupdate}$. The target valley is increased by one, is kept unchanged or is decreased by one, as shown in the table below.

Table 2 Update of target valley

V_{EA}	Target valley action
Always lower than V_{EA_LHC}	Increase by one till $N_{valley_max_lowline}$ (low-line) or $N_{valley_max_highline}$ (high-line)
Once higher than V_{EA_LHC} , but always lower than V_{EA_HLC}	Stop counting, no value changing
Once higher than V_{EA_HLC} , but always lower than V_{EA_R}	Decrease by one till 1 (low-line) or $N_{valley_min_highline}$ (high-line)
Once higher than V_{EA_R}	Set target valley immediately to 1 (low-line) or $N_{valley_min_highline}$ (high-line)

The target valley is limited to minimum and maximum values and therefore, the counter varies between 1 to $N_{valley_max_lowline}$ (for low-line) or $N_{valley_min_highline}$ to $N_{valley_max_highline}$ (for high-line). When V_{EA} exceeds V_{EA_R} voltage, the target valley is reset to the lowest possible value (with respect to line voltage) to allow the system to react rapidly to a sudden load increase. The target valley is also reset to the lowest possible value (with respect to line voltage) at the startup time to ensure an efficient maximum load startup. The use of two different thresholds V_{EA_LHC} and V_{EA_HLC} to count upward or downward is to prevent frequency jittering when the error amplifier voltage is close to a threshold.

Minimum target valley determination

To reduce the switching frequency difference between low- and high-line, a minimum valley is implemented. The minimum valley is set to 1 if the ZCDS current during the primary side pulse is below $I_{ZCDS_mid} - \Delta I_{ZCDS_mid}$, which represents low-line. For high-line, the minimum valley is set to $N_{valley_min_highline}$ after the ZCDS current during the primary side pulse is above $I_{ZCDS_mid} + \Delta I_{ZCDS_mid}$. ΔI_{ZCDS_mid} determines a hysteresis with certain blanking time t_{ZCDS_mid} to ensure stable AC line selection between low- and high-line.

Valley counting

The controller senses peaks and valleys at the secondary side at the ZCDS pin:

- If ZVS is disabled, the valley counter is increased with every secondary side peak
- If ZVS is enabled, the valley counter is increased with every secondary side valley

Initiation of a new switching cycle

A new switching cycle is initiated when the valley of the valley counter is equal to the target valley number. If the oscillation damps very quickly and the controller cannot detect any further valley, an internal timer generates internal events to increase the valley counter to achieve a frequency foldback.

Avoidance of audible noise

Audible noise is avoided especially at light-load operation and overload condition by limiting the pulse width modulation (PWM) for minimum switching frequency f_{sw_min} . During valley-switching operation, the frequency is foldback by increasing the number of valleys before triggering the next primary turn-on switching cycle.

A new switching cycle is started at the latest when the minimum switching frequency f_{sw_min} is reached, regardless of the valley counter and V_{ZCDS} .

When operating at heavy load, the switching frequency is getting reduced by increasing the demagnetization time. If a maximum period of $t_{CCMperiod}$ is hit, immediately the SR gate driver is turned off and a next primary switch turn-on cycle is triggered.

Both methods ensure that, for both light and heavy loads, the switching frequency stays above the defined level to avoid audible noise.

Maximum switching frequency limitation

The maximum allowable switching frequency is limited internally. If the switching frequency is higher than f_{sw_max} , the primary side PWM gate is only allowed to turn on at the next valley.

Frequency jittering

The frequency jittering function helps to reduce conducted electromagnetic interference (EMI). When the soft-start period is over and the controller enters normal mode operation, the frequency jittering is enabled by superimposing a frequency jitter on the switching period.

The frequency jittering function is determined by the jitter repetition frequency f_{JITper} , considered as fraction of the switching frequency, and the amplitude in delta frequency change Δf_{JITamp} , considered as percentage number in relation to the operating switching frequency.

3.3.8.2 Skip operation

When the error amplifier voltage drops below V_{EA_skip} , both primary side and SR switches remain in off-state. Switching resumes when the error amplifier voltage rises above V_{EA_skip} again.

3.3.8.3 Hysteretic mode operation

At continuous light-load condition, the controller enters hysteretic mode (HM) to minimize the average power consumption. The hysteretic mode entry level is targeted for low range of output power. For determination of entering hysteretic mode, three conditions apply (see [Figure 9](#)):

- The error amplifier voltage is lower than the threshold of V_{EA_EHM}
- The target valley is $N_{valley_max_lowline}$ for low-line or $N_{valley_max_highline}$ for high-line
- The above two conditions remain after a certain blanking time t_{HM}

After having entered the hysteretic mode, the error amplifier voltage rises as V_{out} starts to decrease due to the inactive PWM section. If the level V_{EA_HMon} is exceeded, one comparator observes the error amplifier voltage. In this case, the internal circuit is powered to resume switching. The turn-on of the primary side power MOSFET is triggered by the valley counter with a fixed target valley of $N_{valley_max_lowline}$ for low-line and $N_{valley_max_highline}$ for high-line. The turn-off is time-based with an input voltage compensation. If the output load is still low, the error amplifier voltage decreases as the switching transfers power from primary to secondary side. When the error amplifier voltage reaches the low threshold V_{EA_HMOff} , the internal circuit is reset again and switching is disabled until the next time V_{EA} increases beyond the V_{EA_HMon} threshold. In hysteretic mode, the error amplifier voltage is changing like a saw tooth between V_{EA_HMOff} and V_{EA_HMon} .

The error amplifier voltage immediately increases after a high load jump occurs. This is observed by a comparator with threshold V_{EA_LHM} . As the voltage level for primary pulse generation is fixed to $V_{EA_PWM_HM}$ during hysteretic mode operation, a certain load is needed that the error amplifier voltage can exceed V_{EA_LHM} . After leaving hysteretic mode, continuous switching with regulation through V_{EA} is re-activated. In addition, the target valley is initialized to $N_{valley_max_lowline}$ (low-line) or $N_{valley_max_highline}$ (high-line) immediately after leaving hysteretic mode.

If the load step increases, the error amplifier voltage even above V_{EA_R} , the target valley is immediately changed to 1 (low-line) or $N_{valley_min_highline}$ (high-line).




Figure 9 Typical signals for entering, during and exiting hysteretic mode

3.4 Protection features

All protection features are forcing an auto-restart with a new soft-start sequence. After a protection is triggered, three different auto-restart modes apply.

1) Non-switch auto-restart mode

The non-switch auto-restart mode provides no switching activity during the auto-restart phase, when fault detection is again enabled. After fault detection, the controller stops operation and enters a power saving mode. In this inactive mode, the V_{VCCP} is toggling between the $V_{VCCPoff}$ and V_{VCCPon} thresholds controlled by the VCCP charging via the HV

startup-cell. Every time when V_{VCCPon} threshold is exceeded, fault detection is triggered. If no further fault condition is detected, the controller starts with a soft-start sequence.

2) Auto-restart mode

The auto-restart mode activates a soft-start sequence when the V_{VCCPon} threshold is exceeded and starts detecting for fault conditions. The soft-start switching is then stopped immediately if the fault conditions is still detected.

3) Eight-skip auto-restart mode

The eight-skip auto-restart mode prolongs the inactive switching phase of the auto-restart mode by V_{VCCP} toggling eight times between the $V_{VCCPoff}$ and V_{VCCPon} thresholds before initiating a soft-start and detecting for fault conditions.

The protection features and assigned auto-restart modes are summarized in the following table.

Table 3 **Protection feature**

Protection features	Startup phase (Open-loop operation)	Continuous switching (Closed-loop operation)	Hysteretic mode (HM)		Protection mode
			Switching	Non-switching	
Primary VCCP overvoltage and undervoltage protection	√	√	√	√ ⁽¹⁾	Auto-restart
Primary VCCP short to GNDP protection	√	√	√	n.a	No status
Primary maximum peak current limitation (OCP1max)	√	√	√	n.a	HW reset state
Primary 2nd level overcurrent (OCP2) protection	√	√	√	n.a	Eight-skip auto-restart
Primary overtemperature protection	√	√	√	n.a	Non-switch auto-restart
Primary brownin and brownout protection	√	√	√	n.a	Non-switch auto-restart
Primary line overvoltage protection	√	√	√	n.a	Non-switch auto-restart
Primary output overvoltage protection	√	√	√	n.a	Eight-skip auto-restart
Primary output undervoltage protection	√	n.a	n.a	n.a	Eight-skip auto-restart
Primary ZCDP short to GNDP protection	√	n.a	n.a	n.a	Auto-restart
Primary closed-loop timeout protection	√	n.a	n.a	n.a	Eight-skip auto-restart
Secondary VCCS overvoltage	n.a	√	√	n.a	Auto-restart
Secondary VCCS undervoltage	n.a	√	√	n.a	Auto-restart

(table continues...)

Table 3 (continued) **Protection feature**

Protection features	Startup phase (Open-loop operation)	Continuous switching (Closed-loop operation)	Hysteretic mode (HM)		Protection mode
			Switching	Non-switching	
Secondary VCCS UVLO detection	√	√	√	√	Secondary side off/ powered down
Secondary overload / open-loop (EA pin overvoltage)	n.a	√	n.a	n.a	Auto-restart

1) Only VCCP undervoltage protection.

3.4.1 Primary side protection features

3.4.1.1 Primary VCCP overvoltage and undervoltage protection

During operation, if V_{VCCP} is either below $V_{VCCPoff}$ for $t_{VCCPoff}$ or above V_{VCCP_OVP} for $t_{VCCP_OVP_B}$, the primary side power MOSFET is kept off. After the VCCP voltage falls below the threshold $V_{VCCPoff}$, a new startup sequence is activated.

3.4.1.2 Primary VCCP short to GND protection

To limit the power dissipation of the startup circuit at V_{VCCP} short to GND condition, the V_{VCCP} charging current is limited to a lower level of $I_{VCCPCharge1}$. With such a low current, the power loss of the controller is limited.

3.4.1.3 Primary maximum peak current limitation (OCP1max)

A current limit comparator provides a cycle by cycle OCP1 maximum peak current limitation on primary side. The source current of the internal switch is measured via the external shunt resistor R_{CS} connected at the CS pin. If the voltage V_{CS} exceeds an internal dynamic voltage limit $V_{CSOCP1}(t)$, the comparator immediately turns off the primary side switch. The dynamic voltage threshold $V_{CSOCP1}(t)$ provides a propagation delay compensation by avoiding a higher limited maximum peak current at high-line condition.

3.4.1.4 Primary maximum power limitation

The minimum target valley increases for high-line condition to $N_{valley_min_highline}$, to reduce the delta between limiting the maximum power at low-line and high-line conditions.

3.4.1.5 Primary 2nd level overcurrent (OCP2) protection

A further comparator V_{CSOCP2} is implemented at the CS pin to detect an extremely high primary switch current, which can occur if transformer windings are shorted or if the secondary side is shorted. To avoid an accidental trigger, a spike blanking time t_{OCP2bl} is implemented.

A counter counts the number of occurrences of the short winding condition. If there is $N_{OCP2max}$ consecutive occurrence, the short winding condition is asserted, and the system enters the OCP2 protection mode.

3.4.1.6 Primary CS floating protection

If the CS pin is floating, the internal CS pull up current source $I_{CSpullup}$ charges up the CS pin and trigger the OCP2 protection.

3.4.1.7 Primary overtemperature protection

If the junction temperature of primary side controller exceeds T_{JPOTP} , the controller enters overtemperature protection (OTP) auto-restart mode. The controller can only recover from OTP if the controller's junction temperature drops below the overtemperature hysteresis trip point determined by T_{JPOTP_hys} lower than the overtemperature trigger point.

3.4.1.8 Primary brownin and brownout protection

The brownin and brownout protection is monitored by comparing with the configured brownin and brownout threshold levels. When the V_{VINP} voltage is lower than the brownout threshold V_{VINP_BO} , the controller enters brownout protection and it releases the protection mode after V_{VINP} exceeding the brownin threshold V_{VINP_BI} . When the controller is activated, the brownin monitoring is enabled at the VINP pin. In addition, the primary side controller is checked for T_{JPOTP} condition. If one of two conditions is not met, the internal primary side power switch is not activated, and the primary side controller activates another round of auto-restart. This process continues until both conditions are met.

3.4.1.9 Primary line overvoltage protection

The AC line overvoltage protection (LOVP) is detected by the sensing bus capacitor voltage through the VINP pin via the voltage divider resistors, R_{VINH} and R_{VINL} . When the V_{VINP} voltage is higher than the line overvoltage threshold V_{VINP_LOVP} , the controller enters protection mode until V_{VINP} is lower than V_{VINP_LOVP} .

3.4.1.10 Primary output overvoltage protection

If the secondary side controller does not take over control, the primary side controller stops switching at an overvoltage of the reflected output voltage at V_{ZCDP_OVP} and triggers an auto-restart mode.

This protection is disabled once the secondary side controller has taken over control successfully.

3.4.1.11 Primary output undervoltage protection

The primary output undervoltage protection is enabled after the soft-start time and stops the primary side controller switching for an undervoltage of the reflected output voltage exceeding V_{ZCDP_UVP} . After $N_{ZCDPUVP}$ consecutive switching cycles with detecting undervoltage conditions, an auto-restart is triggered.

This protection is disabled once the secondary side controller has taken over control successfully.

3.4.1.12 Primary ZCDP short to GNDP protection

When the primary side controller is powered, the ZCDP pin is sensed for any short. During the system configuration phase, if ZCDP is less than the ZCDP short to GNDP threshold V_{ZCDP_short} , auto-restart mode is triggered. This protection is disabled after the primary side controller configuration loading is completed.

3.4.1.13 Primary close-loop timeout protection

After the primary side controller starts its open-loop operation, it starts the close-loop timeout t_{pto} counter. If no handshaking is detected from the secondary side controller at the end of the timeout, the primary side controller triggers eight-skip auto-restart mode.

3.4.2 Secondary side protection functions

3.4.2.1 Secondary VCCS undervoltage and overvoltage protection

When V_{VCCS} is below V_{VCCS_UVP} for $t_{VCCS_UVP_B}$ or exceeding V_{VCCS_OVP} for $t_{VCCS_OVP_B}$, an auto-restart is initiated.

3.4.2.2 Secondary open-loop protection

If there is an open control loop or an output overload, the error amplifier voltage is pulled up. When V_{EA} exceeds V_{EA_OLP} after a blanking time of $t_{EA_OLP_B}$, the controller enters auto-restart mode.

3.5 Hardware configuration by external resistor setting

The controller provides hardware (HW) configuration of the primary and secondary side via the readout of external resistors. After initial start, when the voltage at the VCCP pin and VCCS pin are exceeding the UVLO on-thresholds, the readout is performed on the primary side at the ZCDP pin and on the secondary side at the CONF0 and CONF1 pin.

3.5.1 Primary side configuration

On primary side, the thresholds for brownin protection and brownout protection are configured by the resistor R_{ZCDPL} at the ZCDP pin. Four configurable options are supported for the paired brownin and brownout threshold.

The following table shows the options that can be set by R_{ZCDL} connected between the ZCDP pin and ground.

Table 4 Primary side configuration options

Option	$[R_{ZCDL(min)} ; R_{ZCDL(max)}]$	VINP brownin threshold	VINP brownout threshold
1	[1.00 kΩ ; 1.05 kΩ]	$V_{VINP_BI_OPT0}$	$V_{VINP_BO_OPT0}$
2	[1.87 kΩ ; 2.70 kΩ]	$V_{VINP_BI_OPT1}$	$V_{VINP_BO_OPT1}$
3	[4.30 kΩ ; 5.00 kΩ]	$V_{VINP_BI_OPT2}$	$V_{VINP_BO_OPT2}$
4	[9.20 kΩ ; 9.50 kΩ]	$V_{VINP_BI_OPT3}$	$V_{VINP_BO_OPT3}$

3.5.2 Secondary side configuration

The secondary side controller is configured using two resistors at the CONF0 and CONF1 pins.

Note: If the CONFx pin is short circuit or left open, auto-restart protection mode is entered. A connected capacitor should be < 100 pF.

Hardware configuration for CONF0 pin

The CONF0 pin provides the configuration of six options depending on the connected resistor R_{SET0} for the transformer turns ratio N_{MAIN} / N_{SEC} between the main primary side input winding and the main secondary side output winding. This information is used for measuring the reflected input voltage via the ZCDS pin.

Hardware configuration for CONF1 pin

The CONF1 pin provides the configuration of six options depending on the connected resistor R_{SET1} for different parameter settings.

The following table shows the supported options for the resistor R_{SETx} at the CONFx pin:

Table 5 Options for R_{SET0} and R_{SET1}

Option	R_{SETx}	Turns ratio $N_{MAIN} / N_{SEC} (R_{SET0})$	Parameter set (R_{SET1})
1	3.9 kΩ	5	RSET1_1
2	6.8 kΩ	6	RSET1_2
3	12.0 kΩ	7	RSET1_3
4	18.0 kΩ	8	RSET1_4
5	27.0 kΩ	9	RSET1_5
6	39.0 kΩ	10	RSET1_6

The device portfolio is based on the following feature code, which provides different parameter configuration.

Feature code V001

The feature code V001 provides a default set of parameter configurations (see Table 6) focusing on wide input voltage range. The minimum and maximum valley count switching at high-line $N_{valley_min_highline}$ and $N_{valley_max_highline}$ are limited at a higher number to reduce the switching frequency. This compensates for the higher switching frequency that occurs when switching in the same valley during high-voltage operation. Other listed parameters provide options to fine tune the transition between normal mode and hysteretic mode operation and the operation during hysteretic mode. ZVS operation is enabled under all load conditions.

Following parameter settings can be configured by adjusting R_{SET1} at CONF1 pin.

Table 6 RSET1_x parameter settings for feature code V001

Parameter	Symbol	RSET1_1	RSET1_2	RSET1_3	RSET1_4	RSET1_5	RSET1_6
ZVS in hysteretic mode operation	OP_ZVShys	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Minimum valley for high-line	$N_{valley_min_highline}$	3	3	3	3	3	3
Minimum valley for low-line	$N_{valley_min_lowline}$	1	1	1	1	1	1
Maximum valley for high-line	$N_{valley_max_highline}$	10	10	10	10	10	10
Maximum valley for low-line	$N_{valley_max_lowline}$	8	8	8	8	8	8
EA threshold to enter hysteretic mode	V_{EA_EHM}	0.586 V	0.586 V	0.605 V	0.605 V	0.624 V	0.624 V
EA voltage for wakeup in hysteretic mode	V_{EA_HMON}	1.20 V	1.20 V	1.20 V	1.25 V	1.20 V	1.25 V
EA voltage for off-phase in hysteretic mode	V_{EA_HMOFF}	0.9 V	0.9 V	0.9 V	0.8 V	0.9 V	0.8 V
EA voltage hysteretic mode exit threshold	V_{EA_LHM}	1.6 V	1.6 V	1.6 V	1.6 V	1.6 V	1.6 V
EA voltage during hysteretic mode	$V_{EA_PWM_HM}$	0.8 V	0.9 V	0.9 V	0.8 V	0.9 V	0.8 V
FB overvoltage protection mode	PM_FB_OVP	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled

4 Characteristics

All signals are measured with respect to the GNDP or GNDS pin, respectively. The voltage levels are valid if other ratings are not violated.

4.1 Absolute maximum ratings

Stresses above the values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for given periods may affect device reliability. Maximum ratings are absolute ratings; exceeding anyone of these values may cause irreversible damage to the device.

Table 7 Absolute maximum ratings

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Drain voltage (ICE18xxx)	V_{DRAIN}	–	–	800	V	$T_J = 25\text{ °C}$
Pulse drain current (ICE183xx)	$I_{\text{D_Pulse}}$	–	–	4.5	A	¹⁾
Pulse drain current (ICE184xx)	$I_{\text{D_Pulse}}$	–	–	5.8	A	¹⁾
Pulse drain current (ICE186xx)	$I_{\text{D_Pulse}}$	–	–	5.9	A	¹⁾
Avalanche energy, repetitive (ICE183xx)	E_{AR}	–	–	0.05	mJ	²⁾ , $I_D = 0.4\text{ A}$, $V_{\text{DS}} = 50\text{ V}$
Avalanche energy, repetitive (ICE184xx)	E_{AR}	–	–	0.13	mJ	²⁾ , $I_D = 1.0\text{ A}$, $V_{\text{DS}} = 50\text{ V}$
Avalanche energy, repetitive (ICE186xx)	E_{AR}	–	–	0.23	mJ	²⁾ , $I_D = 1.9\text{ A}$, $V_{\text{DS}} = 50\text{ V}$
Avalanche current, single pulse (ICE183xx)	I_{AS}	–	–	0.4	A	²⁾
Avalanche current, single pulse (ICE184xx)	I_{AS}	–	–	1.0	A	²⁾
Avalanche current, single pulse (ICE186xx)	I_{AS}	–	–	1.9	A	²⁾
Voltage at HV pin	V_{HV}	-0.5	–	950	V	³⁾
Current at HV pin	I_{HV}	–	–	10	mA	Internally limited by HV startup-cell
Voltage at VCCP pin	V_{VCCP}	-0.3	–	32	V	–
Voltage at VINP pin	V_{VINP}	-0.3	–	5.5	V	³⁾
Voltage at ZCDP pin	V_{ZCDP}	-0.3	–	5	V	³⁾
Voltage at ACZC pin	V_{ACZC}	-0.3	–	$V_{\text{VCCP}} + 0.3$	V	³⁾
Voltage at CS pin	V_{CS}	-0.3	–	3.6	V	³⁾

(table continues...)

Table 7 (continued) Absolute maximum ratings

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Current at CS pin	$-I_{CSclp}$	–	–	1.3	mA	³⁾ , $V_{CS} = -0.45\text{ V}$
Voltage at VCCS pin	V_{VCCS}	-0.3	–	27	V	³⁾
Voltage at ZCDS pin	V_{ZCDS}	-0.3	–	27	V	³⁾
Current at ZCDS pin	I_{ZCDS}	–	–	8	mA	–
Voltage at GDSR pin	V_{GDSR}	-0.3	–	$V_{VCCS} + 0.3$	V	³⁾
Voltage at FB pin	V_{FB}	-0.3	–	5	V	³⁾
Voltage at EA pin	V_{EA}	-0.3	–	5	V	³⁾
Voltage at CONF0 pin	V_{CONF0}	-0.3	–	3.6	V	³⁾
Voltage at CONF1 pin	V_{CONF1}	-0.3	–	3.6	V	³⁾
Maximum DC current at any pins except for DRAIN and CS pin	–	-10	–	10	mA	–
Junction temperature	T_J	-40	–	150	°C	–
Storage temperature	T_{STORE}	-55	–	150	°C	–
Soldering temperature	T_{SOLD}	–	–	260	°C	Pb-free reflow soldering according to IPC/JEDEC J-STD-020
ESD HBM capability	V_{HBM}	–	–	2	kV	Human body model according to ANSI/ESDA/JEDEC JS-001-2012
ESD CDM capability	V_{CDM}	–	–	500	V	Charged device model according to JESD22-C101F
Latch-up capability	I_{LU}	–	–	100	mA	According to JESD78D, 125 °C (Class II) temperature

- 1) $T_C = 25\text{ °C}$, pulse width t_p limited by T_{Jmax}
2) t_{AR} limited by max. $T_J = 150\text{ °C}$ with $T_{J,Start} = 25\text{ °C}$
3) Permanently applied as DC value

4.2 Package characteristics

Table 8 Package characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Thermal resistance from junction to ambient	R_{thJA1}	–	84.7	–	K/W	Setup according to the JEDEC standard JESD51 and using minimum drain pin copper area in a 2 oz copper single sided PCB. $T_A = 50\text{ °C}$, $T_J = 125\text{ °C}$ for power switch
Thermal resistance from junction to ambient	R_{thJA2}	–	66.9	–	K/W	Setup according to the JEDEC standard JESD51 and soldering to 232 mm ² (0.36 sq) drain pin copper area in a 2 oz copper single sided PCB. $T_A = 50\text{ °C}$, $T_J = 125\text{ °C}$ for power switch
Creepage distance between HV to GNDP-related pins	CRP_{HV_GNDP}	1.57	–	–	mm	–
Creepage distance between DRAIN to GNDP-related pins	CRP_{DRAIN_GNDP}	3.52	–	–	mm	–
Creepage distance between isolated primary to secondary related pins	CRP_{PSiso}	8.19	–	–	mm	Pin 10 and pin 27 not connected

4.3 Operating conditions

The table below shows the operating range, in which the electrical characteristics shown in the next chapter are valid.

Table 9 Operating conditions

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Junction temperature	T_J	-40	–	125	°C	–
Supply voltage at VCCP pin	V_{VCCP}	$V_{VCCPoff(max)}$	–	$V_{VCCP_OVP(min)}$	V	–
Supply Voltage at VCCS pin	V_{VCCS}	$V_{VCCS_UVP(max)}$	–	$V_{VCCS_OVP(min)}$	V	–
Voltage at HV pin	V_{HV}	-0.3	–	855	V	–
Voltage at CS pin	V_{CS}	-0.3	–	$V_{CSOCP2(max)}$	V	$V_{CSOCP1} = 0.8$ V, negative voltage lower needs to respect the negative maximum clamping current $-I_{CSclp}$
Clamp current of CS pin	$-I_{CSclp}$	–	–	2.5	mA	Permanently applied as DC value
Voltage at ACZC pin	V_{ACZC}	-0.3	–	13	V	–
Voltage at ZCDS pin	V_{ZCDS}	-0.3	–	$V_{VCCS_OVP(min)} + 0.7$ V	V	–
Voltage at GDSR pin	V_{GDSR}	-0.3	$V_{GDSRclmp}$	11	V	–
Voltage at all the pins except for DRAIN, HV, VCCP, VCCS, CS, ACZC, ZCDS, and GDSR pin	–	-0.3	–	3.3	V	–
External capacitance at ZCDP pin	C_{ZCDPL}	–	–	100	pF	–
External bottom resistor tolerance at ZCDP pin	ΔR_{ZCDPL}	-5	–	+5	%	–
Current into ZCDS pin	I_{ZCDS}	0.8	–	6.0	mA	Clamp current during primary side pulse while $V_{ZCDS} > V_{VCCS}$
External capacitance at CONFx pin	C_{CONFx}	–	–	100	pF	–
External resistor tolerance at CONFx pin	ΔR_{SETx}	-1	–	+1	%	–
Flyback resonant period	t_{DCM}	600	–	5000	ns	–
Total X2 capacitor	C_{X2tot}	–	–	4.8	μF	$R_{HV} \leq 35$ kΩ
Total X2 capacitor	C_{X2tot}	–	–	4.1	μF	$R_{HV} \leq 60$ kΩ

(table continues...)

Table 9 (continued) Operating conditions

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Total X2 capacitor	C_{X2tot}	–	–	3.0	μF	$R_{HV} \leq 110 \text{ k}\Omega$
Total X2 capacitor	C_{X2tot}	–	–	2	μF	$R_{HV} \leq 150 \text{ k}\Omega$

4.4 Electrical characteristics

The electrical characteristics involve the spread of values given within the specified supply voltage and junction temperature range T_J from $-40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$. Typical values represent the median values related to $T_J = 25\text{ }^{\circ}\text{C}$. All primary side voltages refer to GNDP, and the assumed supply voltage is $V_{VCCP} = 14\text{ V}$ if not otherwise specified. All secondary side voltages refer to GNDS, and the assumed supply voltage is $V_{VCCS} = 12\text{ V}$ if not otherwise specified.

4.4.1 Power supply primary (VCCP pin)

Table 10 Electrical characteristics of power supply (VCCP pin)

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
VCCP turn-on threshold	V_{VCCPon}	19	20	21	V	$dV_{VCCP} / dt = 0.2\text{ V/ms}$
VCCP turn-off threshold	$V_{VCCPoff}$	8.55	9.00	9.45	V	$dV_{VCCP} / dt = -0.2\text{ V/ms}$
VCCP turn-off blanking time	$t_{VCCPoff}$	30	50	70	μs	¹⁾ , 1 V overdrive
VCCP off-state quiescent current	$I_{VCCPoff}$	–	165	340	μA	$V_{VCCP} < V_{VCCPon(min)} - 0.3\text{ V}$
VCCP supply current without gate drive	$I_{VCCPnom}$	–	1.4	–	mA	¹⁾ , IC self supply excluding gate drive currents
VCCP supply current in typical operation (ICE183xx)	$I_{VCCPtyp}$	–	2.50	2.90	mA	¹⁾ , $f_{swGDx} = 100\text{ kHz}$
VCCP supply current in typical operation (ICE184xx)	$I_{VCCPtyp}$	–	3.20	3.60	mA	¹⁾ , $f_{swGDx} = 100\text{ kHz}$
VCCP supply current in typical operation (ICE186xx)	$I_{VCCPtyp}$	–	3.54	3.94	mA	¹⁾ , $f_{swGDx} = 100\text{ kHz}$
VCCP supply current in stand-by mode	$I_{VCCPstdby}$	–	210	250	μA	¹⁾ , Sleep phase, $T_J < 50\text{ }^{\circ}\text{C}$
VCCP supply current in auto-restart mode (ARM)	$I_{VCCParm}$	–	200	500	μA	¹⁾ , Sleep phase, $T_J < 50\text{ }^{\circ}\text{C}$
VCCP overvoltage threshold	V_{VCCP_OVP}	28.9	30.4	31.9	V	–
VCCP overvoltage blanking time	$t_{VCCP_OVP_B}$	36	60	84	μs	¹⁾

1) Not subject to production test - verified by design/characterization

4.4.2 High voltage (HV pin)

Table 11 Electrical characteristics of HV pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Leakage current at HV pin	I_{HVLK}	–	–	10	μA	$V_{HV} = 800\text{ V}$, HV startup-cell disabled
VCCP threshold for safe VCCP charging without short-circuit	$V_{VCCPstart}$	–	–	1.8	V	–
Initial VCCP charge current	$I_{VCCPCharge1}$	0.33	0.78	1.65	mA	$V_{VCCP} < V_{VCCPstart}$
Clamped VCCP charge current	$I_{VCCPCharge2}$	2.3	5.0	9.0	mA	$V_{VCCP} > V_{VCCPstart}$, $R_{HV} = 50\text{ k}\Omega$, $V_{IN} = 600\text{ V}$
X2 capacitor discharge current	I_{HV_X2CD}	2.3	5.0	–	mA	$V_{HV} > 34\text{ V}$
AC zero crossing determination current threshold	I_{HVACD}	1.44	1.60	1.76	mA	–
AC zero crossing current threshold	I_{HVACZC}	0.54	0.60	0.66	mA	–
AC zero crossing detection minimum window	$t_{ACdetwin}$	–	1.3	–	ms	¹⁾ , HV startup-cell enabled
AC zero crossing blanking for line removal detection	N_{ACZCbl}	–	4	–	cycle	¹⁾ , Consecutive sampling cycles to trigger for line removal detection

1) Not subject to production test - verified by design/characterization (Xcap).

4.4.3 ACZC output pin

Table 12 Electrical characteristics of ACZC pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
ACZC output voltage level (high)	V_{ACZC}	7.9	10	13	V	–
ACZC on-time	t_{ACZCon}	18	20	–	μs	¹⁾ , $I_{HV} < I_{HVACZC}$
ACZC source current	$I_{ACZCsrc}$	3.7	6.0	8.4	mA	–

1) Not subject to production test - verified by design/characterization

4.4.4 Current sensing primary (CS pin)

Table 13 Electrical characteristics of CS pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
CS pin pull-up current	$I_{CSpullup}$	0.8	1.0	1.2	μA	–
OCP1 maximum peak current limitation	V_{CSOCP1}	0.70	0.76	0.82	V	–
Leading edge blanking time	$t_{OCP1LEB}$	154	220	286	ns	–
OCP2 turn-off threshold	V_{CSOCP2}	1.04	1.10	1.16	V	–
OCP2 blanking time	t_{OCP2bl}	28	40	52	ns	1)
Max allowable OCP2 consecutive switching cycles	$N_{OCP2max}$	–	3	–	–	1)
Soft-start time	t_{ss}	10.8	12.0	13.2	ms	1)
Soft-start time step	t_{ss_s}	2.7	3.0	3.3	ms	1)
Internal regulation voltage at CS pin for the first step	V_{SS1}	0.27	0.30	0.33	V	–
Internal regulation voltage step at CS pin for soft-start	V_{SS_Step}	0.135	0.150	0.165	V	–
Maximum on-time during open-loop operation	t_{OnMax}	31.5	35.0	38.5	μs	1)
Maximum off-time during open-loop operation	t_{OffMax}	38.2	42.5	46.8	μs	1)
Close-loop timeout time	t_{pto}	36	40	44	ms	1)

1) Not subject to production test - verified by design/characterization

4.4.5 Primary zero-crossing detection and output voltage measurement (ZCDP pin)

Table 14 Electrical characteristics of ZCDP pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
ZCDP zero-crossing threshold	$V_{ZCDPthr}$	70	100	130	mV	Falling edge
ZCDP long ringing suppression threshold	V_{ZCDPRS}	0.27	0.30	0.33	V	–
ZCDP ringing suppression time	t_{ZCDPrs}	1700	2000	2300	ns	¹⁾ , $V_{ZCDP} > V_{ZCDPRS}$
ZCDP long ringing suppression time	t_{ZCDPrs_SS}	22.5	25.0	27.5	μs	¹⁾ , $V_{ZCDP} < V_{ZCDPRS}$
ZCDP output overvoltage threshold	V_{ZCDP_OVP}	2.05	2.20	2.35	V	–
ZCDP output overvoltage blanking	$N_{ZCDPovp}$	–	3	–	cycle	¹⁾
ZCDP output undervoltage threshold	V_{ZCDP_UVP}	0.45	0.50	0.55	V	–
ZCDP output undervoltage blanking	$N_{ZCDPuvp}$	–	3	–	cycle	¹⁾
ZCDP short to GNDP threshold	V_{ZCDP_short}	70	100	130	mV	–

¹⁾ Not subject to production test - verified by design/characterization

4.4.6 Bus voltage sensing primary (VINP pin)

Table 15 Electrical characteristics of VINP pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Line overvoltage threshold	V_{VINP_LOVP}	2.68	2.80	2.92	V	–
Line overvoltage blanking	t_{VINP_LOVP}	225	250	275	μs	¹⁾
VINP Input leakage current	I_{VINPLK}	-200	–	200	nA	–
Brownin threshold	$V_{VINP_BI_OPT0}$	0.56	0.60	0.64	V	Option 1
Brownout threshold	$V_{VINP_BO_OPT0}$	0.32	0.35	0.38	V	Option 1
Brownin threshold	$V_{VINP_BI_OPT1}$	0.65	0.70	0.75	V	Option 2

(table continues...)

Table 15 (continued) Electrical characteristics of VINP pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Brownout threshold	$V_{VINP_BO_OPT1}$	0.37	0.40	0.43	V	Option 2
Brownin threshold	$V_{VINP_BI_OPT2}$	0.89	0.95	1.01	V	Option 3
Brownout threshold	$V_{VINP_BO_OPT2}$	0.65	0.70	0.75	V	Option 3
Brownin threshold	$V_{VINP_BI_OPT3}$	1.41	1.50	1.59	V	Option 4
Brownout threshold	$V_{VINP_BO_OPT3}$	1.13	1.20	1.27	V	Option 4
Blanking time for brownout	t_{VINP_BO}	225	250	275	μs	–

1) Not subject to production test - verified by design/characterization

4.4.7 Power switch

Table 16 Electrical characteristics of power switch

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
DRAIN to CS breakdown voltage (ICE18xxx)	$V_{(BR)DSS}$	800	–	–	V	$T_J = 25\text{ °C}$
DRAIN leakage current	I_{DSS}	–	–	1	μA	$V_{DRAIN} = 800\text{ V}$, $T_J = 25\text{ °C}$
DRAIN leakage current	I_{DSS}	–	10	–	μA	¹⁾ , $V_{DRAIN} = 800\text{ V}$, $T_J = 150\text{ °C}$
DRAIN to CS on-resistance (ICE183xx)	$R_{DS(on)}$	–	1.92	2.18	Ω	$T_J = 25\text{ °C}$, $I_D = 1.4\text{ A}$
DRAIN to CS on-resistance (ICE183xx)	$R_{DS(on)}$	–	3.67	–	Ω	¹⁾ , $T_J = 125\text{ °C}$, $I_D = 1.4\text{ A}$
DRAIN to CS on-resistance (ICE184xx)	$R_{DS(on)}$	–	0.70	0.84	Ω	$T_J = 25\text{ °C}$, $I_D = 1.6\text{ A}$
DRAIN to CS on-resistance (ICE184xx)	$R_{DS(on)}$	–	1.48	–	Ω	¹⁾ , $T_J = 125\text{ °C}$, $I_D = 1.6\text{ A}$
DRAIN to CS on-resistance (ICE186xx)	$R_{DS(on)}$	–	0.39	0.48	Ω	$T_J = 25\text{ °C}$, $I_D = 2.0\text{ A}$
DRAIN to CS on-resistance (ICE186xx)	$R_{DS(on)}$	–	0.80	–	Ω	¹⁾ , $T_J = 125\text{ °C}$, $I_D = 2.0\text{ A}$
Effective output capacitance, energy related (ICE183xx)	C_{oer}	–	7	–	pF	¹⁾ , $V_{DRAIN} = 0\text{ V to }500\text{ V}$
Effective output capacitance, energy related (ICE184xx)	C_{oer}	–	12	–	pF	¹⁾ , $V_{DRAIN} = 0\text{ V to }500\text{ V}$

(table continues...)

Table 16 (continued) Electrical characteristics of power switch

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Effective output capacitance, energy related (ICE186xx)	C_{oer}	–	20	–	pF	¹⁾ , $V_{DRAIN} = 0\text{ V to }500\text{ V}$
Minimum on-time in closed loop	t_{ONmin_CL}	302	336	370	ns	¹⁾
Maximum on-time in closed loop	t_{OnMax_CL}	31.5	35.0	38.5	μs	¹⁾

¹⁾ Not subject to production test - verified by design/characterization

4.4.8 Power supply secondary (VCCS pin)

Table 17 Electrical characteristics of power supply (VCCS pin)

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
VCCS turn-on threshold	V_{VCCSon}	–	–	5.7	V	–
VCCS HW reset hysteresis below turn-on threshold	$V_{VCCSres}$	350	–	1050	mV	–
VCCS undervoltage protection threshold	V_{VCCS_UVP}	6.6	7.0	7.4	V	¹⁾
VCCS undervoltage protection blanking time	$t_{VCCS_UVP_B}$	40	–	–	μs	¹⁾
VCCS overvoltage protection threshold	V_{VCCS_OVP}	24	–	–	V	¹⁾
VCCS overvoltage protection blanking time	$t_{VCCS_OVP_B}$	40	–	–	μs	¹⁾ , 1 V overdrive
VCCS supply current in normal mode without gate drive	$I_{VCCSnom}$	–	4.3	–	mA	¹⁾
VCCS supply current during stand-by mode	$I_{VCCSstdby}$	–	360	600	μA	During non-switching time, $T_J < 50\text{ °C}$
VCCS supply current during protection mode	$I_{VCCSoff}$	–	4.3	–	mA	Protection mode entered

¹⁾ Not subject to production test - verified by design/characterization

4.4.9 Feedback (FB pin)

Table 18 Electrical characteristics of FB pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
FB leakage current	I_{FBLK}	–	–	500	nA	$1.0 \text{ V} < V_{\text{FB}} < 2.4 \text{ V}$
FB reference voltage	V_{FBref}	1.176	1.200	1.224	V	–
FB startup voltage	V_{FBstart}	–	1.14	–	V	¹⁾

¹⁾ Not subject to production test - verified by design/characterization

4.4.10 Multi-mode and error amplifier output (EA pin)

Table 19 Electrical characteristics of multi-mode and EA pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
EA voltage maximum clamp	$V_{\text{EA_maxclamp}}$	2.2	2.3	2.4	V	–
EA voltage for maximum pulse width	$V_{\text{PWM_hclamp}}$	2.0	2.1	2.2	V	–
EA voltage offset for PWM generation	$V_{\text{PWM_lclamp}}$	0.35	0.40	0.45	V	–
Update interval for target valley	$t_{\text{valleyupdate}}$	45.6	48.0	50.4	ms	¹⁾
Minimum valley for high-line	$N_{\text{valley_min_highline}}$	–	²⁾	–	–	¹⁾ , Applies if $I_{\text{ZCDS_clamp}} > I_{\text{ZCDS_mid}}$
Minimum valley for low-line	$N_{\text{valley_min_lowline}}$	–	²⁾	–	–	¹⁾ , Applies if $I_{\text{ZCDS_clamp}} < I_{\text{ZCDS_mid}} - \Delta I_{\text{ZCDS_mid}}$
Maximum valley for high-line	$N_{\text{valley_max_highline}}$	–	²⁾	–	–	¹⁾ , Applies if $I_{\text{ZCDS_clamp}} > I_{\text{ZCDS_mid}}$
Maximum valley for low-line	$N_{\text{valley_max_lowline}}$	–	²⁾	–	–	¹⁾ , Applies if $I_{\text{ZCDS_clamp}} < I_{\text{ZCDS_mid}} - \Delta I_{\text{ZCDS_mid}}$
EA voltage for immediate minimum target valley	$V_{\text{EA_R}}$	1.72	1.80	1.88	V	–
EA voltage for valley decrease	$V_{\text{EA_HLC}}$	1.15	1.20	1.25	V	¹⁾
EA voltage for valley increase	$V_{\text{EA_LHC}}$	0.95	1.00	1.05	V	¹⁾
DCM minimum switching frequency	$f_{\text{sw_min}}$	24	25	26	kHz	¹⁾

(table continues...)

Table 19 (continued) Electrical characteristics of multi-mode and EA pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
CCM fixed maximum period	$t_{\text{CCMperiod}}$	36	40	44	μs	¹⁾
EA voltage skip threshold	$V_{\text{EA_skip}}$	0.45	0.50	0.55	V	
EA hysteretic mode entry threshold tolerance	$\Delta V_{\text{EA_EHM}}$	-7	–	7	%	¹⁾ , ²⁾
Hysteretic operation entry blanking time	t_{HM}	18	20	22	ms	¹⁾
EA voltage hysteretic mode on threshold tolerance	$\Delta V_{\text{EA_HMon}}$	-9	–	9	%	²⁾
EA voltage hysteretic mode off threshold tolerance	$\Delta V_{\text{EA_HMOff}}$	-7	–	7	%	²⁾
EA voltage for pulses during hysteretic mode tolerance	$\Delta V_{\text{EA_PWM_HM}}$	-7	–	7	%	²⁾
Target valley during hysteretic mode	$N_{\text{valley_HM}}$	–	$N_{\text{valley_max}}$	–	–	¹⁾ , Hysteretic mode operation
Wakeup time in hysteretic operation	t_{wkHM}	–	–	80	μs	¹⁾ , From EA voltage crossing $V_{\text{EA_HMon}}$ until primary switch turn-on
EA voltage hysteretic mode exit threshold	$V_{\text{EA_LHM}}$	1.53	1.60	1.67	V	–
EA open-loop threshold	$V_{\text{EA_OLP}}$	–	$V_{\text{EA_maxclamp}}$	–	V	–
EA open-loop protection blanking time	$t_{\text{EA_OLP_B}}$	20	–	–	ms	¹⁾
Maximum switching frequency limitation	$f_{\text{sw_max}}$	–	–	150	kHz	¹⁾

¹⁾ Not subject to production test - verified by design/characterization

²⁾ Configurable, see [Chapter 3.5.2](#)

4.4.11 Jitter function

Table 20 Electrical characteristics of jitter function

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Jitter repetition frequency	f_{JITper}	3.6	4.0	4.4	kHz	¹⁾ , Normal mode, $f_{sw} = 64$ kHz
Jitter frequency amplitude	Δf_{JITamp}	3.6	4.0	4.4	%	¹⁾ , Normal mode

1) Not subject to production test - verified by design/characterization

4.4.12 Zero-crossing detection secondary (ZCDS pin)

Table 21 Electrical characteristics of ZCDS pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
ZCDS clamped voltage level	$V_{ZCDSclmp}$	–	V_{VCCS}	–	V	$V_{VCCS} = 12$ V
ZCDS line voltage threshold for valley selection and ZVS enabling	I_{ZCDS_mid}	1.79	1.99	2.19	mA	¹⁾ , $N_{MAIN} / N_{SEC} = 8$, $R_{ZCDS} = 15$ k Ω
ZCDS line voltage hysteresis for valley selection and ZVS enabling	ΔI_{ZCDS_mid}	242	269	296	μ A	¹⁾ , $N_{MAIN} / N_{SEC} = 8$, $R_{ZCDS} = 15$ k Ω
ZCDS line voltage blanking time for valley selection and ZVS enabling	t_{ZCDS_mid}	14.4	16.0	17.6	ms	¹⁾
ZCDS SR turn-on threshold	V_{NSN}	75	100	125	mV	Falling edge
ZCDS SR turn-on propagation delay	$t_{SRONdel}$	–	100	130	ns	¹⁾ , From V_{ZCDS} crossing V_{NSN} to GDSR reaching 2 V
ZCDS SR slow turn-off threshold	$V_{ZCDS_SROFFslow}$	-13	-4	0	mV	Rising slope
ZCDS SR slow turn-off propagation delay	$t_{SROFFslow_Delay}$	–	300	350	ns	¹⁾ , From V_{ZCDS} to GDSR reaching 2 V

1) Not subject to production test - verified by design/characterization

4.4.13 SR gate driver (GDSR pin)

Table 22 Electrical characteristics of GDSR pin

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
GDSR pin clamped gate driver voltage	V_{GDSRclmp}	9	10	11	V	$V_{\text{VCCS}} = 12 \text{ V}$
GDSR pin gate drive voltage at low VCCS	V_{GDSRlow}	8.5	–	–	V	$V_{\text{VCCS}} = 10 \text{ V}$
Rise time (20% to 80%) of SR gate driver output for demagnetization period	$t_{\text{GDSR_demag_rise}}$	–	11	80	ns	¹⁾ , $C_{\text{GDSR}} = 3 \text{ nF}$, $V_{\text{VCCS}} = 12 \text{ V}$
Fall time (80% to 20%) of SR gate driver output for demagnetization period	$t_{\text{GDSR_demag_fall}}$	–	25	50	ns	¹⁾ , $C_{\text{GDSR}} = 3 \text{ nF}$, $V_{\text{VCCS}} = 12 \text{ V}$
Rise time (20% to 80%) of SR gate driver output for ZVS pulse current injection	$t_{\text{GDSR_zvs_rise}}$	–	26	90	ns	¹⁾ , $I_{\text{ZCDS}} > I_{\text{ZCDS_mid}}$, $C_{\text{GDSR}} = 3 \text{ nF}$, $V_{\text{VCCS}} = 12 \text{ V}$
Fall time (80% to 20%) of SR gate driver output for ZVS pulse current injection	$t_{\text{GDSR_zvs_fall}}$	–	33	70	ns	¹⁾ , $I_{\text{ZCDS}} > I_{\text{ZCDS_mid}}$, $C_{\text{GDSR}} = 3 \text{ nF}$, $V_{\text{VCCS}} = 12 \text{ V}$
Minimum GDSR on-time	$t_{\text{on_GDSR}}$	567	630	693	ns	¹⁾

1) Not subject to production test - verified by design/characterization

4.4.14 Secondary side configuration (CONF0 and CONF1 pins)

Table 23 Electrical characteristics of CONF0 and CONF1 pins

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Sourcing sense current	I_{CONFx}	42.5	50	57.5	μA	–

4.4.15 Primary overtemperature sensing

Table 24 Electrical characteristics of primary overtemperature sensing

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Overtemperature threshold	T_{JPOTP}	129	140	150	°C	1)
Overtemperature reset hysteresis	T_{JPOTP_hys}	–	40	–	°C	1)
Overtemperature blanking time	t_{JPOTP}	–	48	–	ms	1)

1) Not subject to production test - verified by design/characterization

4.4.16 Common mode transient immunity (CMTI)

Table 25 Electrical characteristics for common mode transient immunity

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Common mode transient immunity	CMTI	50	–	–	V/ns	According to DIN V VDE V0884-17, static and dynamic test

4.5 Power switch performance characteristics




Figure 10 Breakdown voltage and $R_{ds(on)}$ over temperature for ICE18xxx

4.6 Isolation specifications

Table 26 Isolation specifications

Parameter	Symbol	Value	Unit	Note or condition
External creepage	CRP	> 8	mm	Shortest distance over package surface from any input pin to any output pin according to IEC 60664-17
External clearance	CLR	> 8	mm	Shortest distance in air from any input pin to any output pin according to IEC 60664-1
Comparative tracking index	CTI	> 400	V	According to DIN EN 60112 (VDE 0303-11)
Material group	–	II	–	According to IEC 60112
Pollution degree	–	II	–	According to IEC 60664-1
Overvoltage category (for reinforced isolation)	–	I - IV	–	Rated mains voltage $\leq 150 V_{RMS}$
	–	I - IV	–	Rated mains voltage $\leq 300 V_{RMS}$
	–	I - III	–	Rated mains voltage $\leq 600 V_{RMS}$
Climatic category	–	40/125/21	–	

Input-to-output isolation according to UL1577

Input-to-output isolation voltage	V_{ISO}	5700	V_{RMS}	$V_{TEST} = V_{ISO}$ for $t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ for $t = 1$ s (100 % productive tests)
-----------------------------------	-----------	------	-----------	--

Input-to-output isolation according to IEC 60747-17 (VDE 0884-17)

Maximum impulse voltage	V_{IMP}	8000	V_{pk}	According to IEC 60664-1
Maximum rated transient isolation voltage	V_{IOTM}	8000	V_{pk}	$V_{TEST} = V_{IOTM}$ for $t_{ini} = 60$ s (type test and sample test) $V_{TEST} = 1.2 \times V_{IOTM}$ for $t_{ini} = 1$ s (routine test)
Maximum rated repetitive peak isolation voltage (ICE18xxx)	V_{IORM}	800	V_{pk}	According to time dependent dielectric breakdown (TDDb) test for reinforced isolation
Apparent charge	q_{PD}	< 5	pC	Method (b1) $V_{ini,b1} = 1.2 \times V_{IOTM}$ (routine test) $V_{ini,b1} = V_{IOTM}$ for $t_{ini} = 1$ s (type test preconditioning) $V_{PD(m)} = 1.875 \times V_{IORM}$ for $t_m = 1$ s
				Method (a) (type test, subgroup 1 final measurements) $V_{ini,a} = V_{IOTM}$ for $t_{ini} = 60$ s $V_{PD(m)} = 1.6 \times V_{IORM}$ for $t_m = 10$ s
				Method (a) (type test, subgroup 2, 3 final measurements) $V_{ini,a} = V_{IOTM}$ for $t_{ini} = 60$ s $V_{PD(m)} = 1.2 \times V_{IORM}$ for $t_m = 10$ s
Maximum surge isolation voltage	V_{IOSM}	11000	V_{pk}	$V_{TEST} = 11 kV_{pk} \geq 1.3 \times V_{IMP}$ for reinforced isolation according IEC 60747-17

(table continues...)

Table 26 (continued) Isolation specifications

Parameter	Symbol	Value	Unit	Note or condition
Isolation resistance	R_{IO}	$> 10^{12}$	Ω	$V_{IO} = 500 V_{dc}$ for $t = 60 s$, $T_A = 25 ^\circ C$
		$> 10^{11}$	Ω	$V_{IO} = 500 V_{dc}$ for $t = 60 s$, $T_A = 125 ^\circ C$
		$> 10^9$	Ω	$V_{IO} = 500 V_{dc}$ for $t = 60 s$, $T_S = T_A = 150 ^\circ C$
Isolation capacitance	C_{IO}	< 2	pF	$f = 1 MHz$

4.6.1 Safety supply power

Table 27 Reinforced isolation safety-limiting values as outlined in IEC 60747-17 (VDE 0884-17)

Parameter	Side	Value	Unit	Note or condition
Primary side power switch safe DC current (ICE183xM)	Power switch chip	0.49	A	Average current of PWM switching cycle, $T_J = 140 ^\circ C$
Primary side power switch safe DC current (ICE184xM)	Power switch chip	0.79	A	Average current of PWM switching cycle, $T_J = 140 ^\circ C$
Primary side power switch safe DC current (ICE186xM)	Power switch chip	1.06	A	Average current of PWM switching cycle, $T_J = 140 ^\circ C$
Safety supply currents	Primary chip	12	mA	$R_{thja(max)} = 66,9 K/W$, $VCCP = 20 V$, $T_A = 25 ^\circ C$, $T_J = 125 ^\circ C$ (Overtemperature protected)
	Secondary chip	20	mA	$R_{thja(max)} = 66,9 K/W$, $VCCS = 12 V$, $T_A = 25 ^\circ C$, $T_J = 125 ^\circ C$
Safety power supply	Primary chip	0.24	W	$R_{thja(max)} = 66,9 K/W$, $T_A = 25 ^\circ C$, $T_J = 125 ^\circ C$ (Overtemperature protected)
	Power switch chip	1.24	W	$R_{thja(max)} = 66,9 K/W$, $T_A = 25 ^\circ C$, $T_J = 140 ^\circ C$
	Secondary chip	0.24	W	$R_{thja(max)} = 66,9 K/W$, $T_A = 25 ^\circ C$, $T_J = 125 ^\circ C$

5 Package information

5.1 Outline dimensions and footprint




Figure 11 Outline dimensions PG-DSO-27-1




Figure 12 Footprint PG-DSO-21-1

5.2 Marking and packaging




Figure 13 Marking PG-DSO-27-1




Figure 14 Packaging PG-DSO-27-1

5.3 Green product (RoHS compliant)

Table 28 Green product and RoHS compliant

Package compliance	Description
Green product	For minimum environmental impact and compliance with government regulations, the package of the device fulfills the requirements of a green product. Green products are RoHS-compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).
RoHS	The package of the device is RoHS-compliant.

6 Part ordering information

Table 29 Device portfolio

Part number	Ordering code	Package	Power FET	$R_{DS(on)}$ (typ) ¹⁾
ICE183ZCM-V001	SP006172823	PG-DSO-27-1	800 V CoolMOS™ P7	1.92 Ω
ICE184ZCM-V001	SP006172831	PG-DSO-27-1	800 V CoolMOS™ P7	0.70 Ω
ICE186ZCM-V001	SP006172847	PG-DSO-27-1	800 V CoolMOS™ P7	0.39 Ω

¹⁾ at $T_J = 25\text{ °C}$




Figure 15 Part ordering information

7 Revision history

Document version	Date of release	Description of changes
Rev 1.0	2025-11-26	Initial release
Rev 1.1	2026-01-13	- Updated note on page 9 - Updated protection feature table 3 on page 17 and 18
Rev 1.2	2026-06-23	- Updated output power table and product validation on page 1 - Added feature code description on page 20 - Added parameters I_{D_Pulse}, E_{AR} and I_{AS} to absolute maximum ratings table on page 22 - Increased ZCDS pin absolute maximum voltage rating on page 23 - Increased VCCS overvoltage protection threshold on page 32 - Added power switch performance characteristics on page 37 - Updated safety supply power table on page 39 - Added packaging figure 14 on page 41

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-06-23

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IFX-vzv1739398621046

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.