



Product Change Notification: SYST-30TEKZ280

Date:

16-Jul-2026

Product Category:

Digital Signal Controllers

Notification Subject:

dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

[SYST-30TEKZ280_Affected_CPN_07162026.pdf](#)

[SYST-30TEKZ280_Affected_CPN_07162026.csv](#)

Notification Text:

SYST-30TEKZ280

Microchip has released a new Document for the dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at [dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification](#).

Notification Status: Final

Description of Change:

Updated version issued for silicon revision A4.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Estimated First Ship Date: 20 Jul 2026

NOTE: Please be advised that after the estimated first ship date customers may receive pre and post change parts.

Markings to Distinguish Revised from Unrevised Devices: Traceability Code

Attachments:

dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from

Affected Catalog Part Numbers (CPN)

DSPIC33CK32MC105-E/M4

DSPIC33CK32MC105-E/PT

DSPIC33CK32MC105-E/PTVAO

DSPIC33CK32MC105-I/M4

DSPIC33CK32MC105-I/PT

DSPIC33CK32MC105-I/PTVAO

DSPIC33CK32MC105-H/M4

DSPIC33CK32MC105-H/PT

DSPIC33CK32MC105T-I/M4

DSPIC33CK64MC105T-E/M4

DSPIC33CK64MC105T-E/PT

DSPIC33CK64MC105T-E/PTVAO

DSPIC33CK64MC105-H/PTVAO

DSPIC33CK64MC105T-I/M4

DSPIC33CK64MC105T-I/PT

DSPIC33CK64MC105T-I/PTVAO

DSPIC33CK32MC105T-I/PT

DSPIC33CK32MC105T-I/PTVAO

DSPIC33CK32MC105T-E/M4

DSPIC33CK32MC105T-E/PT

DSPIC33CK32MC105T-E/PTVAO

DSPIC33CK64MC102-E/2N

DSPIC33CK64MC102-E/2NVAO

DSPIC33CK64MC102-E/SS

DSPIC33CK64MC102-E/M6

DSPIC33CK64MC102-E/M6VAO

DSPIC33CK64MC102-I/2N

DSPIC33CK64MC102-I/SS

DSPIC33CK64MC102-I/M6

Date: Wednesday, July 15, 2026

DSPIC33CK64MC102T-H/M6VAO

DSPIC33CK64MC102-H/2N

DSPIC33CK64MC102-H/SS

DSPIC33CK32MC102-H/2N

DSPIC33CK32MC102-H/2NVAO

DSPIC33CK64MC105T-H/M4V03

DSPIC33CK64MC105T-H/M4VAO

DSPIC33CK64MC105T-H/PTV01

DSPIC33CK64MC105T-H/PTVAO

DSPIC33CK64MC105-H/M4

DSPIC33CK64MC105-H/M4V03

DSPIC33CK64MC105-H/M4VAO

DSPIC33CK64MC105-H/PT

DSPIC33CK32MC102-H/SS

DSPIC33CK32MC102-H/SSVAO

DSPIC33CK32MC102-H/M6

DSPIC33CK32MC102T-I/2N

DSPIC33CK32MC102T-I/SS

DSPIC33CK32MC102T-I/M6

DSPIC33CK32MC102T-E/2N

DSPIC33CK32MC102T-E/2NVAO

DSPIC33CK32MC102T-E/SS

DSPIC33CK32MC102T-E/SSVAO

DSPIC33CK64MC102T-E/2N

DSPIC33CK64MC102T-E/2NV02

DSPIC33CK64MC102T-E/2NVAO

DSPIC33CK64MC102T-E/SS

DSPIC33CK64MC102T-E/M6

DSPIC33CK64MC102T-E/M6VAO

DSPIC33CK64MC103-E/M5

DSPIC33CK64MC103-E/M5VAO

DSPIC33CK64MC103-I/M5

DSPIC33CK64MC103T-H/M5VAO

DSPIC33CK64MC103-H/M5

DSPIC33CK64MC103-H/M5VAO

DSPIC33CK64MC103T-I/M5

DSPIC33CK64MC103T-E/M5

DSPIC33CK64MC103T-E/M5VAO

DSPIC33CK64MC105-E/M4

DSPIC33CK64MC105-E/M4VAO

DSPIC33CK64MC105-E/PT

DSPIC33CK64MC105-E/PTVAO

DSPIC33CK64MC105-I/M4

DSPIC33CK64MC105-I/PT

DSPIC33CK64MC105-I/PTVAO

DSPIC33CK32MC102-E/2N

DSPIC33CK32MC102-E/2NVAO

DSPIC33CK32MC102-E/SS

DSPIC33CK32MC102-E/SSVAO

DSPIC33CK32MC102-E/M6

DSPIC33CK32MC102-E/M6VAO

DSPIC33CK32MC102-I/2N

DSPIC33CK32MC102-I/SS

DSPIC33CK32MC102-I/M6

DSPIC33CK32MC102T-H/2NVAO

DSPIC33CK32MC102T-H/SSVAO

DSPIC33CK64MC102-H/M6

DSPIC33CK64MC102-H/M6VAO

DSPIC33CK64MC102T-I/2N

DSPIC33CK64MC102T-I/SS

DSPIC33CK64MC102T-I/M6

DSPIC33CK32MC102T-E/M6

DSPIC33CK32MC102T-E/M6VAO

DSPIC33CK32MC103-E/M5

DSPIC33CK32MC103-E/M5VAO

DSPIC33CK32MC103-I/M5

DSPIC33CK32MC103-H/M5

DSPIC33CK32MC103T-I/M5

DSPIC33CK32MC103T-E/M5

DSPIC33CK32MC103T-E/M5VAO

dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification

The dsPIC33CK64MC105 family devices that you have received conform functionally to the current Device Data Sheet (DS70005399D), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the dsPIC33CK64MC105 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A4**).

Data Sheet clarifications and corrections start on [page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various dsPIC33CK64MC105 silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision		
		A1	A3	A4
dsPIC33CK32MC102	0x9900	0x0001	0x0003	0x0004
dsPIC33CK32MC103	0x9901			
dsPIC33CK32MC105	0x9902			
dsPIC33CK64MC102	0x9910			
dsPIC33CK64MC103	0x9911			
dsPIC33CK64MC105	0x9912			

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

dsPIC33CK64MC105

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions		
				A1	A3	A4
CPU	div.sd Instruction	1.	When using the signed 32-by-16-bit division instruction, div.sd, the Overflow bit is not set when an overflow occurs.	X	X	X
I ² C	Interrupt	2.	In Client mode, an incorrect interrupt is generated with DHEN = 1.	X	X	X
I ² C	Idle	3.	SFRs are reset in Idle mode.	X	X	X
Oscillator	VCO Dividers	4.	Main and auxiliary PLL external VCO dividers can fail to output the clock signal.	X		
PWM	Time Base Capture	5.	The PWM Capture Status (CAP) flag will not set again under certain conditions.	X	X	X
UART	Sleep	6.	When waking from Sleep with a UART reception, SLPEN needs to be set in addition to WAKE = 1.	X	X	X
UART	IrDA [®]	7.	IrDA is not functional.	X	X	X
Oscillator	POSC	8.	POSCRDY sets early on the clock switch to POSC.	X	X	

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A4**).

1. Module: CPU

When using the Signed 32-by-16-Bit Division instruction, `div.sd`, the Overflow bit may not always get set when an overflow occurs. This erratum only affects operations in which at least one of the following conditions is true:

- Dividend and divisor differ in sign
- Dividend > 0x3FFFFFFF, or
- Dividend < 0xC0000000

Work around

The application software must perform both the following actions to handle possible undetected overflow conditions:

- The value of the dividend must always be constrained to be in the following range:
 $0xC0000000 \leq \text{Dividend} \leq 0x3FFFFFFF$.
- If the dividend and divisor differ in sign (e.g., the dividend is negative and divisor is positive), then after executing the `div.sd` instruction or the compiler built-in function, `__builtin_divsd()`, inspect the sign of the resultant quotient. If the quotient is found to be a positive number, then treat it as an overflow condition.

Affected Silicon Revisions

A1	A3	A4					
X	X	X					

2. Module: I²C

In Client mode with `DHEN = 1` (Data Hold Enable), if the software sends a NACK, a Client interrupt is asserted at the ninth falling edge of the clock.

Work around

Software should ignore the Client interrupt that is asserted after sending a NACK.

Affected Silicon Revisions

A1	A3	A4					
X	X	X					

3. Module: I²C

In Client mode, the SFRs are reset when the device is in Idle and the module is set for discontinuous in Idle (I2CSIDL).

Work around

None.

Affected Silicon Revisions

A1	A3	A4					
X	X	X					

4. Module: Oscillator

At PLL start-up, the main PLL VCO dividers may occasionally halt and not provide a clock output. The VCO dividers can be selected as clock sources for different peripheral modules, including the ADC, PWM, DAC, UART, etc. VCO divider outputs, `Fvco/2`, `Fvco/3`, `Fvco/4` and `FVCO DIV`, are affected.

Work around

- Use another clock source, such as the `FOSC` or PLL Output (`FPOLLO`) instead of the VCO dividers.
- If the application requires the VCO divider, test the clock source before using the peripheral in the end application. System resources, including a timer, I/O pin state or interrupts, can be used to detect and verify peripheral activity for presence of the VCO divider clock output. Any type of Reset may recover the VCO divider clock (Software Reset, WDT, MCLR or POR).

Affected Silicon Revisions

A1	A3	A4					
X							

5. Module: PWM

When using a PWM Control Input (PCI) to trigger a time base capture, the Capture Status flag, CAP (PGxSTAT[5]), may not set again under certain conditions. When a subsequent PWM capture event occurs while, or just after, reading the current capture value from the PGxCAP register, the Capture Status Flag, CAP, will not set again.

Work around

Read the PWM Generator Capture (PGxCAP) register at a known time to avoid the condition. The timing of the PGxCAP read operation can be scheduled by using PWM Generator x interrupt or any of the PWM event interrupts corresponding to the PCI event that triggered the time base capture. Read the PGxCAP value after the CAP bit has set within the interrupt.

Affected Silicon Revisions

A1	A3	A4					
X	X	X					

6. Module: UART

When waking from Sleep with a UART reception, SLPEN needs to be set in addition to WAKE = 1.

Work around

Set the SLPEN bit in addition to WAKE before entering Sleep.

Affected Silicon Revisions

A1	A3	A4					
X	X	X					

7. Module: UART

The IrDA module is not functional.

Work around

None.

Affected Silicon Revisions

A1	A3	A4					
X	X	X					

8. Module: Oscillator

The Primary Oscillator Start-up Timer (OST) may indicate the oscillator is ready for use too early. Clocking the device before the oscillator is ready may result in incorrect execution and exceptions. This issue exists when the POSC is requested at power-on, during clock switching, when waking from Sleep or when a peripheral module requests the POSC directly. This issue affects XT and HS modes only.

Work around

Make sure that the Primary Oscillator clock is ready before using it by following these steps:

1. Running on a non-POSC source, request the POSC clock using a peripheral, such as REFO.
2. Provide a delay to stabilize the POSC.
3. Then, switch to the POSC source.

Affected Silicon Revisions

A1	A3	A4					
X	X						

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005399D):

Note: Corrections are shown in bold . Where possible, the original bold text formatting has been removed for clarity.

None.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (8/2020)

Initial version of this document; issued for revision A1.

Rev B Document (9/2022)

Updated version issued for silicon revision A3.

Rev C Document (6/2026)

Updated version issued for silicon revision A4.

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.