

MOSFET – P-Channel, POWERTRENCH®

-30 V, -82 A, 6.8 mΩ

FDMS6673BZ, FDMS6673BZ-NC

General Description

The FDMS6673BZ has been designed to minimize losses in load switch applications. Advancements in both silicon and package technologies have been combined to offer the lowest $R_{DS(on)}$ and ESD protection.


Features

- Max $R_{DS(on)}$ = 6.8 mΩ at $V_{GS} = -10$ V, $I_D = -15.2$ A
- Max $R_{DS(on)}$ = 12.5 mΩ at $V_{GS} = -4.5$ V, $I_D = -11.2$ A
- Advanced Package and Silicon Combination for Low $R_{DS(on)}$
- HBM ESD Protection Level of 8 kV Typical (Note 3)
- MSL1 Robust Package Design
- This Device is Halide Free and RoHS Compliant with Exemption 7a, Pb-Free 2LI (on second level interconnection)

Applications


- Load Switch in Notebook and Server
- Notebook Battery Pack Power Management

V_{DS}	$R_{DS(on)}$ MAX	I_D Max
-30 V	6.8 mΩ @ $V_{GS} = -10$ V	-82 A
	12.5 mΩ @ $V_{GS} = -4.5$ V	




PQFN8 5X6, 1.27P
Power 56
CASE 483AE

MARKING DIAGRAM



&Z = Assembly Plant Code
&3 = 3-Digit Date Code
&K = 2-Digits Lot Run Code
FDMS6673BZ = Specific Device Code

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

FDMS6673BZ, FDMS6673BZ-NC

MOSFET MAXIMUM RATINGS ($T_C = 25\text{ }^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter		Rating	Unit
V _{DS}	Drain to Source Voltage		−30	V
V _{GS}	Gate to Source Voltage		±25	V
I _D	Drain Current	Continuous, T _C = 25 °C (Note 5)	−82	A
		Continuous, T _C = 100 °C (Note 5)	−52	
		Continuous, T _A = 25 °C (Note 1a)	−15.2	
		Pulsed (Note 4)	−422	
P _D	Power Dissipation	T _C = 25 °C	73	W
		T _A = 25 °C (Note 1a)	2.5	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		−55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.7	$^{\circ}\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
--------	-----------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = -250\text{ }\mu\text{A}, V_{GS} = 0\text{ V}$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\text{ }\mu\text{A}$, referenced to $25\text{ }^{\circ}\text{C}$		-18		mV/ $^{\circ}\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$			-1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 25\text{ V}, V_{DS} = 0\text{ V}$			± 10	μA

ON CHARACTERISTICS

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250\text{ }\mu\text{A}$	-1.0	-1.8	-3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250\text{ }\mu\text{A}$, referenced to $25\text{ }^{\circ}\text{C}$		7		mV/ $^{\circ}\text{C}$
$R_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = -10\text{ V}, I_D = -15.2\text{ A}$		5.2	6.8	m Ω
		$V_{GS} = -4.5\text{ V}, I_D = -11.2\text{ A}$		7.8	12.5	
		$V_{GS} = -10\text{ V}, I_D = -15.2\text{ A}, T_J = 125\text{ }^{\circ}\text{C}$		7.5	9.8	
g_{FS}	Forward Transconductance	$V_{DS} = -5\text{ V}, I_D = -15.2\text{ A}$		76		S

DYNAMIC CHARACTERISTICS

C_{iss}	Input Capacitance	$V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		4444	5915	pF
C_{oss}	Output Capacitance			781	1040	pF
C_{rss}	Reverse Transfer Capacitance			695	1045	pF
R_g	Gate Resistance			4.5		Ω

SWITCHING CHARACTERISTICS

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -15\text{ V}, I_D = -15.2\text{ A}, V_{GS} = -10\text{ V}, R_{GEN} = 6\text{ }\Omega$		14	26	ns
t_r	Rise Time			28	45	ns
$t_{d(off)}$	Turn-Off Delay Time			97	156	ns
t_f	Fall Time			79	127	ns



FDMS6673BZ, FDMS6673BZ-NC

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS						
Q_g	Total Gate Charge	$V_{GS} = 0\text{ V to } -10\text{ V}, V_{DD} = -15\text{ V}, I_D = -15.2\text{ A}$		93	130	nC
		$V_{GS} = 0\text{ V to } -5\text{ V}, V_{DD} = -15\text{ V}, I_D = -15.2\text{ A}$		52	73	
Q_{gs}	Gate to Source Charge	$V_{DD} = -15\text{ V}, I_D = -15.2\text{ A}$		13		nC
Q_{gd}	Gate to Drain "Miller" Charge			26		nC

DRAIN-SOURCE DIODE CHARACTERISTICS

V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = -2.1\text{ A (Note 2)}$		0.7	1.20	V
		$V_{GS} = 0\text{ V}, I_S = -15.2\text{ A (Note 2)}$		0.8	1.25	
t_{rr}	Reverse Recovery Time	$I_F = -15.2\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		33	53	ns
Q_{rr}	Reverse Recovery Charge			20	32	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

- $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 50 °C/W when mounted on a 1 in² pad of 2 oz copper.



b. 125 °C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs , Duty cycle < 2.0%.
- The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.
- Pulsed I_d please refer to Figure 11 SOA graph for more details.
- Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal electro-mechanical application board design.



TYPICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. I_{gss} vs. V_{gss}

FDMS6673BZ, FDMS6673BZ-NC

TYPICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise noted) (continued)




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Junction-to-Case Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDMS6673BZ	FDMS6673BZ	PQFN8 5X6, 1.27P Power 56	13"	12 mm	3000 / Tape & Reel
FDMS6673BZ-NC					

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


FDMS6673BZ, FDMS6673BZ-NC

REVISION HISTORY


Revision	Description of Changes	Date
2	Converted the document to onsemi format. Added new OPN.	6/1/2026

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.





PQFN8 5X6, 1.27P
CASE 483AE
ISSUE C

DATE 21 JAN 2022




TOP VIEW





OPTIONAL DRAFT
ANGLE MAY APPEAR
ON FOUR SIDES
OF THE PACKAGE

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.



SIDE VIEW


DETAIL C
SCALE: 2:1

DETAIL B
SCALE: 2:1


onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales