Dual and Quad, JFET Input Precision High Speed Op Amps

FEATURES

- 14V/µs Slew Rate: 10V/µs Min
- 5MHz Gain-Bandwidth Product
- Fast Settling Time: 1.3µs to 0.02%
- 150µV Offset Voltage (LT1057): 450µV Max
- 180µV Offset Voltage (LT1058): 600µV Max
- 2µV/°C V_{OS} Drift: 7µV/°C Max
- 50pA Bias Current at 70°C
- Low Voltage Noise:
  13nV/√Hz at 1kHz
  26nV/√Hz at 10Hz

APPLICATIONS

- Precision, High Speed Instrumentation
- Fast, Precision Sample-and-Hold
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage-to-Frequency Converters
- Frequency-to-Voltage Converters

DESCRIPTION

The LT®1057 is a matched JFET input dual op amp in the industry standard 8-pin configuration, featuring a combination of outstanding high speed and precision specifications. It replaces all the popular bipolar and JFET input dual op amps. In particular, the LT1057 upgrades the performance of systems using the LF412A and OP-215 JFET input duals.


The LT1058 is the lowest offset quad JFET input operational amplifier in the standard 14-pin configuration. It offers significant accuracy improvement over presently available JFET input quad operational amplifiers. The LT1058 can replace four single precision JFET input op amps, while saving board space, power dissipation and cost.

Both the LT1057 and LT1058 are available in the plastic PDIP package and the surface mount SO package.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.

TYPICAL APPLICATION


Current Output, High Speed, High Input Impedance Instrumentation Amplifier



*GAIN ADJUST
**COMMON MODE REJECTION ADJUST
BANDWIDTH ≈ 2MHz

LT1057/1058 • TA01

Distribution of Offset Voltage (All Packages, LT1057 and LT1058)



LT1057/1058 • TA02


ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage ..... ±20V
Differential Input Voltage ..... ±40V
Input Voltage ..... ±20V
Output Short-Circuit Duration ..... Indefinite
Storage Temperature Range ..... –65°C to 150°C
Lead Temperature (Soldering, 10 sec) ..... 300°C

Operating Temperature Range
LT1057AM/LT1057M/
LT1058AM/LT1058M **(OBSOLETE)**...–55°C to 125°C
LT1057AC/LT1057C/LT1057S
LT1058AC/LT1058C/LT1058S ..... 0°C to 70°C
LT1057I ..... $-40°C \le T_A \le 85°C$

PACKAGE/ORDER INFORMATION

TOP VIEW




SW PACKAGE
16-LEAD PLASTIC (WIDE) SO

T_{JMAX} = 150°C, θ_{JA} = 90°C/W

ORDER PART NUMBER
LT1057SW
LT1057ISW

TOP VIEW




SW PACKAGE
16-LEAD PLASTIC (WIDE) SO

T_{JMAX} =150°C, θ_{JA} =90°C/W

ORDER PART NUMBER
LT1058SW
LT1058ISW

TOP VIEW



S8 PACKAGE
8-LEAD PLASTIC SO


T_{JMAX} = 150°C, θ_{JA} = 200°C/W

Please note that the LT1057S8/LT1057IS8 standard surface mount pin-out differs from that of the LT1057 standard CERDIP/PDIP packages.

ORDER PART NUMBER
LT1057S8
LT1057IS8

S8 PART MARKING
1057
1057I

TOP VIEW



V– (CASE)


H PACKAGE 8-LEAD METAL CAN

OBSOLETE PACKAGE

Consider the N8 or S8 Package for Alternate Source

ORDER PART NUMBER
LT1057AMH
LT1057MH
LT1057ACH
LT1057CH

TOP VIEW



N14 PACKAGE
14-LEAD PDIP

T_{JMAX} = 110°C, θ_{JA} = 130°C/W

J14 PACKAGE 14-LEAD CERDIP
T_{JMAX} = 150°C, θ_{JA} = 100°C/W


ORDER PART NUMBER
LT1058ACN
LT1058CN
LT1058AMJ
LT1058MJ
LT1058ACJ
LT1058CJ

ORDER PART NUMBER
LT1057ACN8
LT1057CN8
LT1057ACJ8
LT1057CJ8
LT1057AMJ8
LT1057MJ8

OBSOLETE PACKAGES

Consider the N8, S8 or N14 Package for Alternate Source

TOP VIEW



N8 PACKAGE
8-LEAD PDIP

T_{JMAX} = 100°C, θ_{JA} = 130°C/W

J8 PACKAGE 8-LEAD CERDIP
T_{JMAX} = 150°C, θ_{JA} = 100°C/W

Order Options Tape and Reel: Add #TR
Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

$V_S = \pm 15V$, $T_A = 25°C$, $V_{CM} = 0V$ unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	LT1057AM/LT1058AM LT1057AC/LT1058AC MIN	TYP	MAX	LT1057M/LT1058M LT1057C/LT1058C MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	LT1057 LT1057 (S8 Package) LT1058		150 180	450 600		200 220 250	800 1200 1000	µV µV µV
I_{OS}	Input Offset Current	Fully Warmed Up		3	40		4	50	pA
I_B	Input Bias Current	Fully Warmed Up		±5	±50		±7	±75	pA
	Input Resistance	Differential Common Mode V_{CM} = –11V to 8V Common Mode V_{CM} = 8V to 11V		10^{12} 10^{12} 10^{11}			10^{12} 10^{12} 10^{11}		Ω Ω Ω
	Input Capacitance			4			4		pF
e_n	Input Noise Voltage	0.1Hz to 10Hz, LT1057 LT1058		2.0 2.4			2.1 2.5		μV_{P-P} μV_{P-P}
e_n	Input Noise Voltage Density	f_O = 10Hz f_O = 1kHz (Note 3)		26 13	 22		28 14	 24	$nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$
i_n	Input Noise Current Density	f_O = 10Hz, 1kHz (Note 4)		1.5	4		1.8	6	$fA/\sqrt{Hz}$
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V, R_L = 2k V_O = ±10V, R_L = 1k	150 120	350 250		100 80	300 220		V/mV V/mV
	Input Voltage Range		±10.5	14.3 –11.5		±10.5	14.3 –11.5		V V
CMRR	Common Mode Rejection Ratio	LT1057 LT1058	86 84	100 98		82 80	98 96		dB dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V	88	103		86	102		dB
V_{OUT}	Output Voltage Swing	R_L = 2k	±12	±13		±12	±13		V
SR	Slew Rate		10	14		8	13		V/µs
GBW	Gain-Bandwidth Product	f = 1MHz (Note 6)	3.5	5		3	5		MHz
I_S	Supply Current Per Amplifier			1.6	2.5		1.7	2.8	mA
	Channel Separation	DC to 5kHz, V_{IN} = ±10V		132			130		dB

(LT1057/LT1058 SW Package Only), $V_S = \pm 15V$, $T_A = 25°C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	LT1057 LT1058		0.3 0.35	2 2.5	mV
I_{OS}	Input Offset Current	Fully Warmed Up		5	50	pA
I_B	Input Bias Current	Fully Warmed Up		±10	±100	pA
	Input Resistance –Differential –Common-Mode	 V_{CM} = –11V to 8V V_{CM} = 8V to 11V		0.4 0.4 0.05		TΩ
	Input Capacitance			4		pF
e_n	Input Noise Voltage	0.1Hz to 10Hz LT1057 LT1058		2.1 2.5		μV_{P-P}
e_n	Input Noise Voltage Density	f_O = 10Hz f_O = 1kHz		26 13		$nV/\sqrt{Hz}$

ELECTRICAL CHARACTERISTICS

(LT1057/LT1058 SW Package Only), V_S = ±15V, T_A = 25°C, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
i_n	Input Noise Current Density	f_O = 10Hz, 1kHz			1.8		fA/√Hz
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V	R_L = 2k R_L = 1k	100 50	300 220		V/mV
	Input Voltage Range			±10.5	14.3 –11.5		V
CMRR	Common-Mode Rejection Ratio	V_{CM} = ±15V	LT1057 LT1058	82 80	98 98		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V		86	102		dB
V_{OUT}	Output Voltage Swing	R_L = 2k		±12	±13		V
SR	Slew Rate			8	13		V/µs
GBW	Gain-Bandwidth Product	f = 1MHz (Note 6)		3	5		MHz
I_S	Supply Current Per Amplifier				1.7	2.8	mA
	Channel Seperation	DC to 5kHz, V_{IN} =±10V			130		dB

The ● denotes the specifications which apply over the temperature range of 0°C ≤ T_A ≤ 70°C or -40°C ≤ T_A ≤ 85°C (LT1057IS8), otherwise specifications are T_A = 25°C. V_S = ±15V, V_{CM} = 0V, unless noted.

SYMBOL	PARAMETER	CONDITIONS		LT1057AC LT1058AC MIN	LT1057AC LT1058AC TYP	LT1057AC LT1058AC MAX	LT1057C LT1058C MIN	LT1057C LT1058C TYP	LT1057C LT1058C MAX	UNITS
V_{OS}	Input Offset Voltage	LT1057	●		250	800		330	1400	µV
		LT1057IS8	●					500	2300	µV
		LT1057S8	●					400	1900	µV
		LT1058	●		300	1200		400	1800	µV
	Average Temperature Coefficient of Input (Offset Voltage)	LT1057 H/J8 Package	●		1.8	7		2.3	12	µV/°C
		N8 Package	●		3	10		4	16	µV/°C
		LT1057S8 (Note 5)	●					4	16	µV/°C
		LT1057IS8 (Note 5)	●					4.5	16	µV/°C
		LT1058 J Package (Note 5)	●		2.5	10		3	15	µV/°C
		N Package (Note 5)	●		4	15		5	22	µV/°C
I_{OS}	Input Offset Current	Warmed Up, T_A = 70°C			18	150		20	250	pA
		LT1057IS8	●					35	600	
I_B	Input Bias Current	Warmed Up, T_A = 70°C			±50	±250		±60	±350	pA
		LT1057IS8	●					±100	±900	
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V, R_L = 2k	●	70	220		50	200		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±10.4V	●	85	98		80	96		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V	●	87	102		84	100		dB
V_{OUT}	Output Voltage Swing	R_L = 2k	●	±12	±12.8		±12	±12.8		V
I_S	Supply Current Per Amplifier		●			2.8			3.2	mA
		T_A = 70°C			1.4			1.5		mA

ELECTRICAL CHARACTERISTICS

(LT1057/LT1058 SW Package Only.) The ● denotes specifications which apply over the temperature range of $V_S = \pm 15V$, $V_{CM} = 0V$, $0°C \le T_A \le 70°C$ (LT1057SW, LT1058SW) or $-40°C \le T_A \le 85°C$ (LT1057ISW, LT1058ISW), unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	LT1057 LT1058S LT1058IS	● ● ●		0.5 0.6 0.7	2.5 3.0 4.0	mV
	Average Temperature Coefficient of Input Offset Voltage		●		5		µV/°C
I_{OS}	Input Offset Current	Warmed Up, $T_A = 70°C$ Warmed Up, $T_A = 85°C$			20 35	250 400	pA
I_B	Input Bias Current	Warmed Up, $T_A = 70°C$ Warmed Up, $T_A = 85°C$			±60 ±100	±400 ±700	pA
A_{VOL}	Large Signal Volage Gain	$V_O = \pm 10V$, $R_L = 2k$ LT1057 LT1058	● ●	50 40	200 200		mV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 10.5V$ LT1057 LT1058	● ●	80 78	96 96		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V$ to $\pm 18V$ LT1057 LT1058	● ●	84 82	100 100		dB
V_{OUT}	Output Voltage Swing	$R_L = 2k$	●	±12	±12.8		V

The ● denotes specifications which apply over the temperature range of $-55°C \le T_A \le 125°C$, $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1057AM LT1058AM MIN	LT1057AM LT1058AM TYP	LT1057AM LT1058AM MAX	LT1057M LT1058M MIN	LT1057M LT1058M TYP	LT1057M LT1058M MAX	UNITS
V_{OS}	Input Offset Voltage	LT1057 LT1058	● ●		300 380	1100 1600		400 550	2000 2500	µV µV
	Average Temperature Coefficient of Input Offset Voltage	LT1057 LT1058 (Note 5)	● ●		2.0 2.5	7 10		2.5 3	12 15	µV/°C µV/°C
I_{OS}	Input Offset Current	Warmed Up, $T_A = 125°C$			0.15	2		0.2	3	nA
I_B	Input Bias Current	Warmed Up, $T_A = 125°C$			±0.6	±4.5		±0.7	±6	nA
A_{VOL}	Large-Signal Voltage Gain	$V_O = \pm 10V$, $R_L = 2k$	●	40	120		30	110		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10.4V$	●	84	97		80	95		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V$ to $\pm 17V$	●	86	100		83	98		dB
V_{OUT}	Output Voltage Swing	$R_L = 2k$	●	±12	±12.7		±12	±12.6		V
I_S	Supply Current Per Amplifier	$T_A = 125°C$			1.25	1.9		1.3	2.2	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Typical parameters are defined as the 60% yield of distributions of individual amplifiers; (i.e., out of 100 LT1058s or, 100 LT1057s, typically 240 op amps, or 120 for the LT1057, will be better than the indicated specification).

Note 3: This parameter is tested on a sample basis only.

Note 4: Current noise is calculated from the formula:

$i_n = (2qI_b)^{1/2}$


where $q = 1.6 \cdot 10^{-19}$ coulomb. The noise of source resistors up to1G swamps the contribution of current noise.

Note 5: This parameter is not 100% tested.

Note 6: Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.


TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias and Offset Currents vs Temperature




LT1057/1058 • TPC01

Input Bias Current Over the Common-Mode Range




LT1057/1058 • TPC02

Warm-Up Drift




LT1057/1058 • TPC03

Distribution of Offset Voltage Drift with Temperature (H and J Package)




LT1057/1058 • TPC04

Distribution of Offset Voltage Drift with Temperature (Plastic N Package)




LT1057/1058 • TPC05

Long-Term Drift of Representative Units




LT1057/1058 • TPC06

Voltage Noise vs Frequency




LT1057/1058 • TPC07

0.1Hz to 10Hz Noise



LT1057/1058 • TPC08


Voltage Gain vs Temperature



LT1057/1058 • TPC09


TYPICAL PERFORMANCE CHARACTERISTICS

Large-Signal Response




A_V = +1
C_L = 100pF
0.5µs/DIV

Slew Rate, Gain-Bandwidth Product vs Temperature




LT1057/1058 • TPC10

Undistorted Output Swing vs Frequency




LT1057/1058 • TPC11

Small-Signal Response




A_V = +1
C_L = 100pF
0.2µs/DIV

Gain, Phase Shift vs Frequency




LT1057/1058 • TPC12

Capacitive Load Handling




LT1057/1058 • TPC13

Settling Time




LT1057/1058 • TPC14

Channel Separation vs Frequency



LT1057/1058 • TPC15


Output Impedance vs Frequency



LT1057/1058 • TPC16


TYPICAL PERFORMANCE CHARACTERISTICS

Common Mode Rejection Ratio vs Frequency




LT1057/1058 • TPC17

Common Mode Range vs Temperature




LT1057/1058 • TPC18

Common Mode and Power Supply Rejections vs Temperature




LT1057/1058 • TPC19

Power Supply Rejection Ratio vs Frequency




LT1057/1058 • TPC20

Supply Current vs Temperature



LT1057/1058 • TPC21

Short-Circuit Current vs Time (One Output Shorted to Ground)




LT1057/1058 • TPC22

APPLICATIONS INFORMATION

The LT1057 may be inserted directly in LF353, LF412, LF442, TL072, TL082 and OP-215 sockets. The LT1058 plugs into LF347, LF444, TL074 and TL084 sockets. Of course, all standard dual and quad bipolar op amps can also be replaced by these devices.

High Speed Operation

When the feedback around the op amp is resistive (R_F) a pole will be created with R_F, the source resistance and capacitance (R_S, C_S), and the amplifier input capacitance ($C_{IN} \approx 4pF$). In low closed loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With $R_S(C_S + C_{IN}) = R_FC_F$, the effect of the feedback pole is completely removed.



Settling time is measured in a test circuit which can be found in the LT1055/LT1056 data sheet and in Application Note 10.

Achieving Picoampere/Microvolt Performance

In order to realize the picoampere/microvolt level accuracy of the LT1057/LT1058, proper care must be exercised. For example, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulating materials (such as Teflon, sapphire, ceramic) and cleaning of all insulating surfaces to remove fluxes and other residues will probably be required. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

APPLICATIONS INFORMATION

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs; in inverting configurations, the guard ring should be tied to ground, in noninverting connections, to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

The LT1057/LT1058 have the lowest offset voltage of any dual and quad JFET input op amps available today. However, the offset voltage and its drift with time and temperature are still not as good as on the best bipolar amplifiers (because the transconductance of FETs is considerably lower than that of bipolar transistors). Conversely, this lower transconductance is the main cause of the significantly faster speed performance of FET input op amps.

Offset voltage also changes somewhat with temperature cycling. The AM grades show a typical 40μV hysteresis (50μV on the M grades) when cycled over the –55°C to 125°C temperature range. Temperature cycling from 0°C to 70°C has a negligible (less than 20μV) hysteresis effect.


The offset voltage and drift performance are also affected by packaging. In the plastic N package, the molding compound is in direct contact with the chip, exerting pressure on the surface. While NPN input transistors are largely unaffected by this pressure, JFET device drift is degraded. Consequently for best drift performance, as shown in the Typical Performance Characteristics distribution plots, the J or H packages are recommended.

In applications where speed and picoampere bias currents are not necessary, Linear Technology offers the bipolar input, pin compatible LT1013 and LT1014 dual and quad op amps. These devices have significantly better DC specifications than any JFET input device.


Phase Reversal Protection

Most industry standard JFET input single, dual and quad op amps (e.g., LF156, LF351, LF353, LF411, LF412, OP-15, OP-16, OP-215, TL084) exhibit phase reversal at the output when the negative common mode limit at the input is exceeded (i.e., below –12V with ±15V supplies). The photos below show a ±16V sine wave input (A), the response of an LF412A in the unity gain follower mode (B), and the response of the LT1057/LT1058 (C).


The phase reversal of photo (B) can cause lock-up in servo systems. The LT1057/LT1058 does not phase-reverse due to a unique phase reversal protection circuit.



(A) ±16V Sine Wave Input



(B) LF412A Output




(C) LT1057/LT1058 Output


All Photos 5V/Div Vertical Scale, 50μs/Div Horizontal Scale

TYPICAL APPLICATIONS


Low Noise, Wideband, Gain = 100 Amplifier with High Input Impedance



Wideband, High Input Impedance, Gain = 1000 Amplifier




Low Distortion, Crystal Stabilized Oscillator



TYPICAL APPLICATIONS


Fast, Precision Bridge Amplifier



SLEW RATE = 14V/µs
OUTPUT CURRENT TO LOAD = 150mA
LOAD CAPACITANCE: UP TO 1µF

LT1057/1058 • A04


Analog Divider




LT1057/1058 • A05

TYPICAL APPLICATIONS

Bipolar Input (AC) V/F Converter




12-Bit A/D Converter




TYPICAL APPLICATIONS

Instrumentation Amplifier with Shield Driver



100dB Range Logarithmic Photodiode Amplifier




Q1–Q5 = CA3096.
CONNECT SUBSTRATE OF CA3096 ARRAY TO Q4's EMITTER.
*1% RESISTOR
100dB RANGE LOGARITHMIC PHOTODIODE AMPLIFIER

LIGHT (900µM)	RESPONSE DATA DIODE CURRENT	CIRCUIT OUTPUT
1MW	350µA	10.0V
100µW	35µA	7.85V
10µW	3.5µA	5.70V
1µW	350nA	3.55V
100nW	35nA	1.40V
10nW	3.5nA	–0.75V

LT1057/1058 • A09

PACKAGE DESCRIPTION

H Package
8-Lead TO-5 Metal Can (.200 Inch PCD)
(Reference LTC DWG # 05-08-1320)




*LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND THE SEATING PLANE

**FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS .016 – .024 (0.406 – 0.610)

H8(TO-5) 0.200 PCD 0801


J8 Package
8-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)



NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS

J8 0801

J Package
14-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)




NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS

J14 0801

OBSOLETE PACKAGES

PACKAGE DESCRIPTION


N8 Package
8-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)



NOTE:
1. DIMENSIONS ARE INCHES / MILLIMETERS

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)


N Package
14-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)



NOTE:
1. DIMENSIONS ARE INCHES / MILLIMETERS

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)




NOTE:
1. DIMENSIONS IN INCHES / (MILLIMETERS)
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

LINEAR TECHNOLOGY

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

PACKAGE DESCRIPTION

SW Package
16-Lead Plastic Small Outline (Wide .300 Inch)
(Reference LTC DWG # 05-08-1620)



NOTE:
1. DIMENSIONS IN INCHES (MILLIMETERS)
2. DRAWING NOT TO SCALE
3. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

S16 (WIDE) 0502

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1055/6	Precision, High Speed, JFET Input Operational Amplifiers	12V/µs Slew Rate, 5.5 MHz Bandwidth
LT1880	SOT-23, Rail-to-Rail Output, Picoamp Input Precision Op Amp	150µV Max Offset Voltage, 900pA Max Input Bias Current
LT1881/2	Dual and Quad Rail-to-Rail Output, Picoamp Input Precision Op Amps	50µV Max Offset Voltage, 200pA Max Input Bias Current
LT1884/5	Dual/Quad Rail-to-Rail Output, Picoamp Input Precision Op Amps	50µV Max Offset Voltage, 400pA Max Input Bias Current
LT6010	135µA, 14nV/rtHz, Rail-to-Rail Output, Precision Low Power Op Amp with Shutdown	35µV Max Offset Voltage, 110pA Max Input Bias Current
LT6011/12	Dual/Quad 135µA, 14nV/rtHz, Rail-to-Rail Output Precision Low Power Op Amps	60µV Max Offset Voltage, 300pA Max Input Bias Current
LTC6078/9	Micropower Precision, Dual/Quad CMOS Rail-to-Rail Input/Output Amplifiers	Maximum Offset Drift: 0.7µV/°C
LTC6241/2	Dual/Quad 18MHz, Low Noise, Rail-to-Rail CMOS Op Amps	0.1Hz to 10Hz Noise: 550nV$_{P-P}$

Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 • FAX: (408) 434-0507 • www.linear.com
LT 1205 REV B • PRINTED IN USA
© LINEAR TECHNOLOGY CORPORATION 1989