



NOMINAL SIZE = 1.37 in x 1.12 in

(34,8 mm x 28,5 mm)

12-V Input Voltage

Features

Wide-Output Voltage Adjust (1.2 V to 5.5 V)/(0.8 V to 1.8 V)

• Up to 26 A Output Current

- Efficiencies up to 94 %
- 235 W/in³ Power Density
- On/Off Inhibit
- Output Voltage Sense •
- Pre-Bias Startup •
- Margin Up/Down Controls
- Dual-Phase Topology

- Auto-Track[™] Sequencing
- Under-Voltage Lockout
- Output Over-Current Protection (Non-Latching, Auto-Reset)
- Over-Temperature Protection
- Operating Temp: -40 to +85 °C
- Safety Agency Approvals: UL/cUL 60950, EN60950 VDE (Pending)
- Point-of-Load Alliance (POLA) Compatible

Description

The PTH12030 is a series of highcurrent non-isolated power module from Texas Instruments. This product is characterized by high efficiencies, and up to 26 A of output current, while occupying a mere 1.64 in² of PCB area. In terms of cost, size, and performance, the series provides OEM's with a flexible module that meets the requirements of the most complex and demanding mixed-signal applications. These include the most densly populated, multi-processor systems that incorporate high-speed DSP's, microprocessors, and ASICs.

The series uses double-sided surface mount construction and provides highperformance step-down power conversion from a 12-V input bus voltage. The output voltage of the W-suffix parts can be

set to any value over the range, 1.2 V to 5.5 V. The L-suffix parts have an adjustment range of 0.8 V to 1.8 V. The output voltage is set using a single resistor.

This series includes Auto-Track[™]. Auto-Track simplifies power-up and power-down supply voltage sequencing in a system by enabling modules to track each other, or any other external voltage.

Each model also includes an on/off inhibit, output voltage adjust (trim), and margin up/down controls, and the ability to start up into an existing prebias. An output voltage sense ensures tight load regulation, and an output over-current and thermal shutdown feature provide for protection against external load faults.

Package options inlude both throughhole and surface mount connfigurations.


Pin Configuration

Pin	Function
1	GND
2	Vin
3	GND
4	Inhibit *
5	V _o Adjust
6	V _o Sense
7	GND
8	Vout
9	Vout
10	GND
11	Track
12	Margin Down *
13	Margin Up *
* 0	

Denotes negative logic: = Normal operation Oven Ground = Function active

Auto-TrackTM

Standard Application



For technical support and further information, visit http://power.ti.com



Ordering Information

Output Voltage (PTH12030 Txx)		Package Options (PTH12030x \square) ⁽¹⁾		
Code	Voltage	Code	Description	Pkg Ref. (2)
W	1.2 V – 5.5 V (Adjust)	AH	Horiz. T/H	(EUM)
L	0.8 V - 1.8 V (Adjust)	AS	SMD, Standard (3)	(EUN)
Notes (1) Add "T" to and of bant manuhan fo	a taba and a	al on SMD packages only	

(1) Add "T" to end of part number for tape and reel on SMD packages only.
 (2) Reference the applicable package reference drawing for the dimensions and PC board layout
 (3) "Standard" option specifies 63/37, Sn/Pb pin solder material.

Pin Descriptions

Vin: The positive input voltage power node to the module, which is referenced to common *GND*.

Vout: The regulated positive power output with respect to the *GND* node.

GND: This is the common ground connection for the *Vin* and *Vout* power connections. It is also the 0 VDC reference for the control inputs.

Inhibit: The Inhibit pin is an open-collector/drain negative logic input that is referenced to *GND*. Applying a low-level ground signal to this input disables the module's output and turns off the output voltage. When the *Inhibit* control is active, the input current drawn by the regulator is significantly reduced. If the *Inhibit* pin is left open-circuit, the module will produce an output whenever a valid input source is applied.

Vo Adjust: A 1% resistor must be connected directly between this pin and GND (pin 7) to set the output voltage of the module higher than its lowest value. The temperature stability of the resistor should be 100 ppm/°C (or better). The set point range is 1.2 V to 5.5 V for W-suffix devices, and 0.8 V to 1.8 V for L-suffix devices. The resistor value required for a given output voltage may be calculated using a formula. If left open circuit, the module output voltage will default to its lowest value. For further information on output voltage adjustment consult the related application note.

The specification table gives the preferred resistor values for a number of standard output voltages. **Vo Sense:** The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy *Vo Sense* should be connected to *Vout*. It can also be left disconnected.

Track: This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from 0 V up to the nominal set-point voltage. Within this range the output will follow the voltage at the *Track* pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused this input should be connected to V_{in}. *Note: Due to the under-voltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, consult the related application note.*

Margin Down: When this input is asserted to *GND*, the output voltage is decreased by 5% from the nominal. The input requires an open-collector (open-drain) interface. It is not TTL compatible. A lower percent change can be accomodated with a series resistor. For further information, consult the related application note.

Margin Up: When this input is asserted to *GND*, the output voltage is increased by 5%. The input requires an open-collector (open-drain) interface. It is not TTL compatible. The percent change can be reduced with a series resistor. For further information, consult the related application note.

Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Track Input Voltage	V _{track}		-0.3	_	$V_{in} + 0.3$	V
Inhibit Input Voltage	V_{inh}		-0.3	_	7	V
Operating Temperature Range	T _a	Over V _{in} Range	-40	_	85	°C
Solder Reflow Temperature	T _{reflow}	Surface temperature of module body or pins			235 (i)	°C
Storage Temperature	Ts	—	-40	_	125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3 1 msec, ½ Sine, mounted	—	500	—	G's
Mechanical Vibration		Mil-STD-883D, Method 2007.2 20-2000 Hz		15	_	G's
Weight	_		_	10	_	grams
Flammability	_	Meets UL 94V-O				

Environmental & Absolute Maximum Ratings (Voltages are with respect to GND)

Notes: (i) During reflow of SMD package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.

				PTH12030W	/	
Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Output Current	Io	60 °C, 200 LFM airflow 25 °C, natural convection	0 0	_	26 (1) 26 (1)	А
Input Voltage Range	Vin	Over I _o range	10.2	_	13.8	V
Set-Point Voltage Tolerance	V _o tol		_	_	±2 (2)	%V _o
Temperature Variation	$\Delta \text{Reg}_{\text{temp}}$	$-40 \degree C < T_a < +85 \degree C$	_	±0.5		%Vo
Line Regulation	$\Delta \text{Reg}_{\text{line}}$	Over V _{in} range	_	±5	_	mV
Load Regulation	$\Delta \text{Reg}_{\text{load}}$	Over I _o range	_	±5	_	mV
Total Output Variation	$\Delta \text{Reg}_{\text{tot}}$	Includes set-point, line, load, -40 °C \leq T _a \leq +85 °C	—	—	±3 (2)	$%V_{o}$
Output Voltage Adjust Range	ΔV_{adj}	Over V _{in} range	1.2	_	5.5	V
Efficiency	η	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		94.5 92.7 91.4 89.5 88.2 86.2	 	%
V _o Ripple (pk-pk)	Vr	20 MHz bandwidth All voltages	_	25	_	mVpp
Over-Current Threshold	I _o trip	Reset, followed by auto-recovery	_	50	_	А
Transient Response	t _{tr} ΔV _{tr}	1 A/µs load step, 50 to 100 % I _o max, C _{out} =330 μF Recovery Time V _o over/undershoot	_	50 150	_	μSec mV
Margin Up Down Adjust	V _o adj	With V _o Adjust control		± 5	_	%
Margin Input Current (pins 12 /13)	I _{II} margin	Pin to GND		- 8 (3)		μA
Track Input Current (pin 11)	III. track	Pin to GND	_	_	-0.13 (3)	mA
Track Slew Rate Capability	dV _{track} /dt	$C_{out} \le C_{out}(max)$	_	_	1	V/ms
Under-Voltage Lockout	UVLO	V _{in} increasing V _{in} decreasing	8	9.5 8.5	10	V
Inhibit Control (pin4) Input High Voltage Input Low Voltage	$V_{I\!H} \ V_{I\!L}$	Referenced to GND	2.5 0.2	_	Open (4) 0.5	V
Input Low Current	I_{IL} inhibit	Pin to GND		-0.5		mA
Input Standby Current	I _{in} inh	Inhibit (pin 4) to GND, Track (pin 11) to V_{in}	_	10		mA
Switching Frequency	f_{s}	Over Vin and Io ranges	475	575	675	kHz
External Input Capacitance	C _{in}		560 (5)	—	_	μF
External Output Capacitance	C _{out}	Capacitance value non-ceramic ceramic	0 0	330 (6)	7,150 (7) 300	μF
		Equiv. series resistance (non-ceramic)	4 (8)	—	_	mΩ
Reliability	MTBF	Per Bellcore TR-332 50 % stress, $T_a = 40 \text{ °C}$, ground benign	3	-	—	106 Hr

Specifications (Unless otherwise stated, $T_a = 25 \text{ °C}$, $V_{in} = 12 \text{ V}$, $V_{out} = 3.3 \text{ V}$, $C_{in} = 560 \text{ }\mu\text{F}$, $C_{out} = 0 \text{ }\mu\text{F}$, and $I_o = I_o \text{max}$)

Notes: (1) See SOA curves or consult factory for appropriate derating.

(1) Set SOLT these of voltage rolerance is affected be the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/°C or better temperature stability.
(3) A small low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.
(4) This control pin is pulled up to an internal 5-V source. To avoid risk of damage to the module, <u>do not</u> apply an external voltage greater than 7 V. If it is left open-circuit the module will operate when input power is applied. A small low-leakage (<100 nA) MOSFET is recommended for control. For further information control, the related application potencies of the small low-leakage (<100 nA) MOSFET is recommended for control. For further information control, the related application potencies of the small low-leakage (<100 nA) MOSFET is recommended for control. For further information control, the related application potencies of the small low-leakage (<100 nA) MOSFET is recommended for control. information, consult the related application note.

(5) A 560 µF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 500 mArms of ripple current.

(6) An external output capacitor is not required for basic operation. Adding 330 µF of distributed capacitance at the load will improve the transient response.


(7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult the application notes for further guidance.


(8) This is the typcial ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 $m\Omega$ as the minimum when using max-ESR values to calculate.







SLTS211C - MAY 2003 - REVISED JUNE 2004







PTH12030W Safe Operating Area; V_{in} =12 V (See Note B)</sub>



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the Converter. Note B: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.



				PTH12030L		
Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Output Current	Io	60 °C, 200 LFM airflow 25 °C, natural convection	0 0	_	26 (1) 26 (1)	А
Input Voltage Range	V _{in}	Over I _o range	10.2	_	13.8	V
Set-Point Voltage Tolerance	V _o tol		_	_	<u>+2</u> (2)	%V _o
Temperature Variation	$\Delta \text{Reg}_{\text{temp}}$	-40 °C <t<sub>a < +85 °C</t<sub>		±0.5		%Vo
Line Regulation	$\Delta \text{Reg}_{\text{line}}$	Over V _{in} range	_	±5	_	mV
Load Regulation	ΔRegload	Over I _o range	_	±5	—	mV
Total Output Variation	ΔReg_{tot}	Includes set-point, line, load, -40 °C \leq T _a \leq +85 °C	—	—	±3 (2)	$%V_{o}$
Output Voltage Adjust Range	ΔV_{adi}	Over V _{in} range	0.8	_	1.8	V
Efficiency	η	$ \begin{array}{ccc} I_{o} = \!\! 18A & R_{SET} = \!\! 130\Omega & V_{o} \! = \!\! 1.8V \\ R_{SET} = \!\! 3.57k\Omega & V_{o} \! = \!\! 1.2V \\ R_{SET} = \!\! 12.1k\Omega & V_{o} \! = \!\! 1.2V \\ R_{SET} = \!\! 3.24k\Omega & V_{o} \! = \!\! 1.0V \\ R_{STT} = \!\! open \mbox{ ct. } V_{o} \! = \!\! 0.8V \\ \end{array} $	 	89 87 85 83 80	 	%
V _o Ripple (pk-pk)	Vr	20 MHz bandwidth	_	15		mV _{pp}
Over-Current Threshold	I _o trip	Reset, followed by auto-recovery		50		A
Transient Response		1 A/μs load step, 50 to 100 % I _o max, C _{out} =330 μF				
	$\stackrel{t_{tr}}{\Delta V_{tr}}$	Recovery Time V _o over/undershoot	_	50 150	_	μSec mV
Margin Up Down Adjust	$\rm V_o$ adj	With Vo Adjust control	—	± 5	—	%
Margin Input Current (pins 12 /13)	I_{IL} margin	Pin to GND	—	-8 (3)		μA
Track Input Current (pin 11)	I _{IL} track	Pin to GND	—	—	-0.13 (3)	mA
Track Slew Rate Capability	dV _{track} /dt	$C_{out} \le C_{out}(max)$	_	_	1	V/ms
Under-Voltage Lockout	UVLO	V _{in} increasing V _{in} decreasing	8	9.5 8.5	10	V
Inhibit Control (pin4) Input High Voltage Input Low Voltage	$\stackrel{V_{I\!H}}{V_{I\!L}}$	Referenced to GND	2.5 -0.2	_	Open (4) 0.5	V
Input Low Current	I _{IL} inhibit	Pin to GND	—	-0.5	_	mA
Input Standby Current	I _{in} inh	Inhibit (pin 4) to GND, Track (pin 11) to V_{in}	—	10	_	mA
Switching Frequency	$f_{\rm s}$	Over V _{in} and I _o ranges	475	575	675	kHz
External Input Capacitance	C _{in}		560 (5)	—	_	μF
External Output Capacitance	C _{out}	Capacitance value non-ceramic ceramic	0 0	330 (6)	7,150 (7) 300	μF
		Equiv. series resistance (non-ceramic)	4 (8)	_	_	mΩ
Reliability	MTBF	Per Bellcore TR-332 50 % stress, $T_a = 40$ °C, ground benign	3	—	—	106 Hrs

Specifications (Unless otherwise stated, $T_a = 25$ °C, $V_{in} = 12$ V, $V_{out} = 3.3$ V, $C_{in} = 560$ µF, $C_{out} = 0$ µF, and $I_o = I_o max$)

Notes: (1) See SOA curves or consult factory for appropriate derating.
 (2) The set-point voltage rolerance is affected be the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/°C or better temperature stability.

(3) A small low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.

(4) This control pin is pulled up to an internal 5-V source. To avoid risk of damage to the module, <u>do not apply an external voltage greater than 7 V. If it is left open-circuit the module will operate when input power is applied. A small low-leakage (<100 nA) MOSFET is recommended for control. For further information, consult the related application note.
</u>


(5) A 560 µF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 500 mArms of ripple current.
(6) An external output capacitor is not required for basic operation. Adding 330 µF of distributed capacitance at the load will improve the transient response.
(7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult the application notes for further guidance.
(7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult the application notes for further guidance.
(8) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult the application notes for further guidance.


(8) This is the typcial ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 $m\Omega$ as the minimum when using max-ESR values to calculate.




SLTS211C - MAY 2003 - REVISED JUNE 2004










PTH12030L Safe Operating Area; V_{in} =12 V (See Note B)



Note A: Characteristic data has been developed from actual products tested at 25° C. This data is considered typical data for the Converter. **Note B:** SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.



Capacitor Recommendations for the PTH12030 Series of Power Modules

Input Capacitor

The recommended input capacitor(s) is determined by the 560 μ F ^[3] minimum capacitance and 500 mArms minimum ripple current rating.

Ripple current, less than 100 m Ω equivalent series resistance (ESR), and temperature are major considerations when selecting input capacitors. Unlike polymer-tantalum capacitors, regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of 2 × (max. DC voltage + AC ripple). This is standard practice to ensure reliability. There were no tantalum capacitors, with sufficient voltage rating, found to meet this requirement. ^[1] When the operating temperature is below 0 °C, the ESR of aluminum electrolytic capacitors increases. For these applications Os-Con, polymer-tantalum, and polymertantalum types should be considered.

Adding one or two ceramic capacitors to the input will further reduce high-frequency reflected ripple current. ^[4]

Output Capacitors (Optional)

For applications with load transients (sudden changes in load current), regulator response will benefit from external output capacitance. The recommended output capacitance of 330 µF will allow the module to meet its transient response specification (see product data sheet). For most applications, a high quality computer-grade aluminum electrolytic capacitor is adequate. These capacitors provide decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0 °C. For operation below 0 °C, tantalum, ceramic or Os-Con type capacitors are recommended. When using one or more non-ceramic capacitors, the calculated equivalent ESR should be no lower than $4 \text{ m}\Omega$ (7 m Ω using the manufacturer's maximum ESR for a single capacitor). A list of preferred low-ESR type capacitors are identified in Table 1-1.

Ceramic Capacitors

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output. When used on the output their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed $300 \,\mu\text{F}$. Also, to prevent the formation of local resonances, do not place more than five identical ceramic capacitors in parallel with values of $10 \,\mu\text{F}$ or greater.

Tantalum Capacitors

Tantalum type capacitors can only be used on the output bus, and are recommended for applications where the ambient operating temperature can be less than 0 °C. The AVX TPS, Sprague 593D/594/595 and Kemet T495/T510 capacitor series are suggested over many other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution many general purpose tantalum capacitors have considerably higher ESR, reduced power dissipation and lower ripple current capability. These capacitors are also less reliable as they have reduced power dissipation and surge current ratings. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

When specifying Os-con and polymer tantalum capacitors for the output, the minimum ESR limit will be encountered well before the maximum capacitance value is reached.

Capacitor Table

Table 1-1 identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (at 100 kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life.

Designing for Very Fast Load Transients

The transient response of the DC/DC converter has been characterized using a load transient with a di/dt of 1 A/µs. The typical voltage deviation for this load transient is given in the data sheet specification table using the optional value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any DC/DC converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional output capacitor decoupling. In these cases special attention must be paid to the type, value and ESR of the capacitors selected.

If the transient performance requirements exceed that specified in the data sheet, or the total amount of load capacitance is above $3,000 \ \mu\text{F}$, the selection of output capacitors becomes more important.

PTH12030 Series

Table 1-1: Input/Output Capacitors

Capacitor Vendor, Type Series (Style)	Capacitor Characteristics				Quantity			
	Working Voltage	Value (µF)	Max. ESR at 100 kHz	Max Ripple Current at 85 °C (Irms)	Physical Size(mm)	Input Bus	Optional Output Bus	Vendor Part Number
Panasonic FC (Radial) FK (SMD)	25 V 25 V 25 V 35 V	330 560 470 680	0.090 Ω 0.065 Ω 0.080 Ω 0.060 Ω	>1100 mA 1205 mA >1100 mA 1100 mA	10×12.5 12.5×15 10×10.2 12.5×13.5	2 1 2 1	1 1 1 1	EEUFC1E331 EEUFC1E561S EEVFK1E471P EEVFK1V681Q
United Chemi-Con FX, Os-con (SMD) LXZ, Aluminum (Radial) PS, Poly-Aluminum (Radial) PXA, Poly-Aluminum (SMD)	16 V 16 V 25 V 16 V 16 V	330 330 680 330 330	0.018 Ω 0.090 Ω 0.068 Ω 0.014 Ω 0.014 Ω	4500 mA 760 mA 1050 mA 5060 mA 5050 m A	10×10.5 10×12.5 10×16 10×12.5 10×12.2	2 2 1 2 2		16FX330M LXZ25VB331M10X12LL LXZ16VB681M10X16LL 16PS330MJ12 PXA16VCMJ12
Nichicon, Aluminum HD (Radial) PM (Radial)	25 V 25 V 35 V	560 680 560	0.060 Ω 0.038 Ω 0.048 Ω	1060 mA 1430 mA 1360 mA	12.5×15 10×16 16×15	1 1 1	1 1 1	UPM1E561MHH6 UHD1C681MHR UPM1V561MHH6
Panasonic, Poly-Aluminum: WA (SMD) S/SE (SMD)	16 V 6.3 V	330 180	0.022 Ω 0.005 Ω	4100 mA 4000 mA	10×10.2 7.3×4.3×- 4.2	2 N/R [1]	≤3 ≤1 [2]	EEFWA1C331P EEFSE0J181R (V₀≤5.1V)
Sanyo TPE, Poscap (SMD) SP, Os-Con (Radial) SVP, Os-Con (SMD)	10 V 16 V 16 V	330 270 330	0.025 Ω 0.018 Ω 0.016 Ω	3000 mA >3500 mA 4700 mA	7.3L ×5.7W 10×10.5 11×12	N/R ^[1] 2 ^[3] 2	≤4 ≤3 ≤3	10TPE330M 16SP270M 16SVP330M
AVX, Tantalum, Series III TPS (SMD)	10 V 10 V	470 330	0.045 Ω 0.045 Ω	>1723 mA >1723 mA	7.3L ×5.7W ×4.1H	N/R [1] N/R [1]	≤5 [2] ≤5 [2]	TPSE477M010R0045 (V _o ≤5.1V) TPSE337M010R0045 (V _o ≤5.1V)
Kemet, Poly-Tantalum T520 (SMD) T530 (SMD)	10 V 10 V 6.3 V	330 330 470	0.040 Ω 0.015 Ω 0.012 Ω	1800 mA >3800 mA 4200 mA	4.3W ×7.3L ×4.0H	N/R [1] N/R [1] N/R [1]	≤5 ≤2 ≤2 [2]	T520X337M010AS T530X337M010AS T530X477M006AS (V₀≤5.1V)
Vishay-Sprague 595D, Tantalum (SMD) 94SA, Os-con (Radial)	10 V 16 V	470 1,000	0.100 Ω 0.015 Ω	1440 mA 9740 mA	7.2L×6W ×4.1H 16×25	N/R [1] 1	≤5 [2] ≤2	595D477X0010R2T (V₀≤5.1V 94SA108X0016HBP
Kemet, Ceramic X5R (SMD)	16 V 6.3 V	10 47	0.002 Ω 0.002 Ω	_	1210 case 3225 mm	1 [4] N/R [1]	≤5 ≤5	C1210C106M4PAC C1210C476K9PAC
Murata, Ceramic X5R (SMD)	6.3 V 6.3 V 16 V 16 V	100 47 22 10	0.002 Ω	_	1210 case 3225 mm	N/R [1] N/R [1] 1 [4] 1 [4]	≤3 ≤5 ≤5 ≤5	GRM32ER60J107M GRM32ER60J476M GRM32ER61C226K GRM32DR61C106K
TDK, Ceramic X5R (SMD)	6.3 V 6.3 V 16 V 16 V	100 47 22 10	0.002 Ω	—	1210 case 3225 mm	N/R [1] N/R [1] 1 [4] 1 [4]	≤3 ≤5 ≤5 ≤5	C3225X5R0J107MT C3225X5R0J476MT C3225X5R1C226MT C3225X5R1C106MT

N/R -Not recommended. The voltage rating does not meet the minimum operating limits.
 The voltage rating of this capacitor only allows it to be used for output voltages that are equal to or less than 5.1 V.
 Total capacitance of 540 µF is acceptable based on the combined ripple current rating.
 Small ceramic capacitors may used to complement electrolytic types at the input to further reduce high-frequency ripple current.



Adjusting the Output Voltage of the PTH12030x Series of Wide-Output Adjust Power Modules

The V_o Adjust control (pin 4) sets the output voltage of the PTH12030 product. The adjustment range is from 1.2 V to 5.5 V for the W-suffix modules, and 0.8 V to 1.8 V for L-suffix modules. The adjustment method requires the addition of a single external resistor, R_{set} , that must be connected directly between the V_o Adjust and GND pins¹. Table 2-1 gives the preferred value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides. Figure 2-1 shows the placement of the required resistor.

Table 2-1; Preferred Values of R _{set} for Standard Output Voltages	Table 2-1; Prefe	rred Values of R	👷 for Standard	Output Voltages
--	------------------	------------------	----------------	------------------------


	PTH120	30W	PTH12	030L
V _{out} (Req'd)	R _{set} V	out (Actual)	R _{set}	V _{out} (Actual)
5 V	280 Ω	5.009 V	N/A	N/A
3.3 V	2.0 kΩ	3.294 V	N/A	N/A
2.5 V	4.32 kΩ	2.503 V	N/A	N/A
2 V	8.06 kΩ	2.010 V	N/A	N/A
1.8 V	11.5 kΩ	1.801 V	130 Ω	$1.800\mathrm{V}$
1.5 V	24.3 kΩ	1.506 V	3.57 kΩ	$1.499\mathrm{V}$
1.2 V	Open	$1.200\mathrm{V}$	12.1 kΩ	$1.201\mathrm{V}$
1.1 V	N/A	N/A	18.7 kΩ	$1.101\mathrm{V}$
$1.0\mathrm{V}$	N/A	N/A	32.4 kΩ	$0.999\mathrm{V}$
0.9 V	N/A	N/A	71.5 kΩ	$0.901\mathrm{V}$
0.8 V	N/A	N/A	Open	$0.800\mathrm{V}$

For other output voltages the value of the required resistor can either be calculated, or simply selected from the range of values given in Table 2-3. The following formula may be used for calculating the adjust resistor value. Select the appropriate value for the parameters, R_s and V_{min} , from Table 2.2.

$$R_{set} = 10 \text{ k}\Omega \cdot \frac{0.8 \text{ V}}{\text{V}_{out} - \text{V}_{min}} - R_s \quad \text{k}\Omega$$

Pt. No.	PTH12030W	PTH12030L
V _{min}	1.2 V	$0.8\mathrm{V}$
V _{max}	5.5 V	$1.8\mathrm{V}$
R _s	1.82 kΩ	7.87 kΩ

Figure 2-1; V Adjust Resistor Placement



Notes:

- A 0.05-W rated resistor may be used. The tolerance should be 1%, with temperature stability of 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 4 and 7 using dedicated PCB traces.
- Never connect capacitors from V_o Adjust to either GND or V_{out}. Any capacitance added to the V_o Adjust pin will affect the stability of the regulator.

PTH12030 Series

Table 2-3; Output Voltage Set-Point Resistor Values

	PTH	L2030W		PTI	PTH12030L		
V _{OUT}	R _{SET}	V _{OUT}	R _{SET}	V _{OUT}	R _{SET}		
1.200	Open	2.70	3.51 kΩ	0.800	Open		
1.225	318.0 kΩ	2.75	3.34 kΩ	0.825	312.0 kΩ		
1.250	158.0 kΩ	2.80	3.18 kΩ	0.850	152.0 kΩ		
1.275	105.0 kΩ	2.85	3.03 kΩ	0.875	98.8 kΩ		
1.300	78.2 kΩ	2.90	2.89 kΩ	0.900	72.1 kΩ		
1.325	62.2 kΩ	2.95	2.75 kΩ	0.925	56.1 kΩ		
1.350	51.5 kΩ	3.00	2.62 kΩ	0.950	45.5 kΩ		
1.375	43.9 kΩ	3.05	2.50 kΩ	0.975	37.8 kΩ		
1.400	38.2 kΩ	3.10	2.39 kΩ	1.000	32.1 kΩ		
1.425	33.7 kΩ	3.15	2.28 kΩ	1.025	27.7 kΩ		
1.450	30.2 kΩ	3.20	2.18 kΩ	1.050	24.1 kΩ		
1.475	27.3 kΩ	3.25	2.08 kΩ	1.075	21.2 kΩ		
1.50	24.8 kΩ	3.30	1.99 kΩ	1.100	18.8 kΩ		
1.55	21.0 kΩ	3.35	1.90 kΩ	1.125	16.7 kΩ		
1.60	18.2 kΩ	3.40	1.82 kΩ	1.150	15.0 kΩ		
1.65	16.0 kΩ	3.50	1.66 kΩ	1.175	13.5 kΩ		
1.70	14.2 kΩ	3.60	1.51 kΩ	1.200	12.1 kΩ		
1.75	12.7 kΩ	3.70	1.38 kΩ	1.225	11.0 kΩ		
1.80	11.5 kΩ	3.80	1.26 kΩ	1.250	9.91 kΩ		
1.85	10.5 kΩ	3.90	1.14 kΩ	1.275	8.97 kΩ		
1.90	9.61 kΩ	4.00	1.04 kΩ	1.300	8.13 kΩ		
1.95	8.85 kΩ	4.10	939 Ω	1.325	7.37 kΩ		
2.00	8.18 kΩ	4.20	847 Ω	1.350	6.68 kΩ		
2.05	7.59 kΩ	4.30	761 Ω	1.375	6.04 kΩ		
2.10	7.07 kΩ	4.40	680Ω	1.400	5.46 kΩ		
2.15	6.60 kΩ	4.50	604 Ω	1.425	4.93 kΩ		
2.20	6.18 kΩ	4.60	533 Ω	1.450	4.44 kΩ		
2.25	5.80 kΩ	4.70	466 Ω	1.475	3.98 kΩ		
2.30	5.45 kΩ	4.80	402 Ω	1.50	3.56 kΩ		
2.35	5.14 kΩ	4.90	342 Ω	1.55	2.8 kΩ		
2.40	4.85 kΩ	5.00	285 Ω	1.60	2.13 kΩ		
2.45	4.58 kΩ	5.10	231 Ω	1.65	1.54 kΩ		
2.50	4.33 kΩ	5.20	180 Ω	1.70	1.02 kΩ		
2.55	4.11 kΩ	5.30	131 Ω	1.75	551 Ω		
2.60	3.89 kΩ	5.40	85 Ω	1.80	130 Ω		
2.65	3.70 kΩ	5.50	41 Ω				

Features of the PTH Family of Non-Isolated Wide Output Adjust Power Modules

POLA™ Compatibility

The PTH/PTV family of non-isolated, wide-output adjustable power modules from Texas Instruments are optimized for applications that require a flexible, high performance module that is small in size. Each of these products are POLA[™] compatible. POLA-compatible products are produced by a number of manufacturers, and offer customers advanced, non-isolated modules with the same footprint and form factor. POLA parts are also assured to be interoperable, thereby providing customers with true second-source availability.

From the basic, "Just Plug it In" functionality of the 6-A modules, to the 30-A rated feature-rich PTHxx030, these products were designed to be very flexible, yet simple to use. The features vary with each product. Table 3-1 provides a quick reference to the features by product series and input bus voltage.

Table 3-1; Operating Features by Series and Input Bus Voltage

			Adjust (Trim)	On/Off Inhibit	Over-Current	Pre-Bias Startup	Auto-Track™	Margin Up/Down	put Sense	Thermal Shutdown
Series	Input Bus	I _{OUT}	Adju	/uO	٥ve	Pre	Auto	Mar	Out	The
	3.3 V	6 A	٠	•	٠	٠	٠			
PTHxx050	5 V	6 A	٠	٠	•	٠	٠			
	12 V	6 A	•	•	•	•	٠			
PTHxx060	3.3 V / 5 V	10 A	٠	•	٠	٠	٠	•	٠	
1 11122000	12 V	8 A	٠	•	٠	٠	٠	•	•	
PTHxx010	3.3 V / 5 V	15 A	٠	•	٠	•	٠	•	٠	
1 11122010	12 V	12 A	٠	•	•	•	٠	•	٠	
PTVxx010	5 V	8 A	٠	•	•	•	٠		٠	
1 1 0 0 0 10	12 V	8 A	٠	•	٠	•	٠		٠	
PTHxx020	3.3 V / 5 V	22 A	٠	•	٠	•	٠	•	٠	•
1 1112020	12 V	18 A	٠	•	•	•	٠	•	•	•
PTVxx020	5 V	18 A	٠	•	•	•	٠		٠	•
1 1 7 7 7 0 2 0	12 V	16 A	٠	•	•	٠	٠		• • • • • • • • • • • • • • • • • • • •	•
PTHxx030	3.3 V / 5 V	30 A	٠	•	•	٠	٠	•	٠	•
1 111000	12 V	26 A	•	•	•	٠	٠	٠	• • • • • •	٠

For simple point-of-use applications, the PTH12050 (6 A) provides operating features such as an on/off inhibit, output voltage trim, pre-bias start-up and over-current protection. The PTH12060 (10 A), and PTH12010 (12 A) include an output voltage sense, and margin up/down controls. Then the higher output current, PTH12020 (18 A) and PTH12030 (26 A) products incorporate over-temperature shutdown protection.


The PTV12010 and PTV12020 are similar parts offered in a vertical, single in-line pin (SIP) profile, at slightly lower current ratings.

All of the products referenced in Table 3-1 include Auto-TrackTM. This feature was specifically designed to simplify the task of sequencing the supply voltages in a power system. This and other features are described in the following sections.

Soft-Start Power Up


The Auto-Track feature allows the power-up of multiple PTH modules to be directly controlled from the *Track* pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the *Track* pin should be directly connected to the input voltage, V_{in} (see Figure 3-1).

Figure 3–1



When the *Track* pin is connected to the input voltage the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate.







From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 8 ms-15 ms) before allowing the output voltage to rise. The output then progressively rises to the module's set-point voltage. Figure 3-2 shows the soft-start power-up characteristic of the 18-A output product (PTH12020W), operating from a 12-V input bus and configured for a 3.3-V output. The waveforms were measured with a 5-A resistive load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 25 ms.

Over-Current Protection

For protection against load faults, all modules incorporate output over-current protection. Applying a load that exceeds the regulator's over-current threshold will cause the regulated output to shut down. Following shutdown a module will periodically attempt to recover by initiating a soft-start power-up. This is described as a "hiccup" mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

Over-Temperature Protection (OTP)

The PTH12020W and PTH12030W products have overtemperature protection. These products have an on-board temperature sensor that protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's *Inbibit* control is internally pulled low. This turns the output off. The output voltage will drop as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the the sensed temperature decreases by about 10 °C below the trip point.


<u>Note</u>: The over-temperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and will reduce the long-term reliability of the module. Always operate the regulator within the specified Safe Operating Area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

Output On/Off Inhibit

For applications requiring output voltage on/off control, each series of the PTH family incorporates an output *Inhibit* control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off. The power modules function normally when the *Inhibit* pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to V_{in} with respect to *GND*.


Figure 3-3 shows the typical application of the inhibit function. Note the discrete transistor (Q₁). The *Inhibit* input has its own internal pull-up to a potential of 5 V to 13.2 V (see footnotes to specification table). The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor is recommended for control.

Figure 3-3



Turning Q_1 on applies a low voltage to the *Inbibit* control pin and disables the output of the module. If Q_1 is then turned off, the module will execute a soft-start power-up sequence. A regulated output voltage is produced within 25 msec. Figure 3-4 shows the typical rise in both the output voltage and input current, following the turn-off of Q_1 . The turn off of Q_1 corresponds to the rise in the waveform, $Q_1 V_{ds}$. The waveforms were measured with a 5-A constant current load.





Auto-Track[™] Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications, that use dual-voltage VLSI ICs such as DSPs, micro-processors, and ASICs.

How Auto-Track Works

Auto-Track works by forcing the module's output voltage to follow a voltage presented at the *Track* control pin. This control range is limited to between 0 V and the module's set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module's output remains at its set-point ¹. As an example, if the Track pin of a 2.5-V regulator is at 1 V, the regulated output will be 1 V. But if the voltage at the Track pin rises to 3 V, the regulated output will not go higher than 2.5 V.

When under track control, the regulated output from the module follows the voltage at its Track pin on a voltfor-volt basis. By connecting the Track pin of a number of these modules together, the output voltages will follow a common signal during power-up and power-down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit ³. For convenience the Track control incorporates an internal RC charge circuit. This operates off the module's input voltage to produce a suitable rising waveform at power up.

Typical Application

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the Track control pins of two or more modules forces the Track control of all modules to follow the same collective RC ramp waveform, and allows them to be controlled through a single transistor or switch; Q_1 in Figure 3-5.

To initiate a power-up sequence, it is recommended that the Track control be first pulled to ground potential. This should be done at or before input power is applied to the modules, and then held for at least 10 ms thereafter. This brief period gives the modules time to complete their internal soft-start initialization. Applying a logiclevel high signal to the circuit's On/Off Control turns Q_1 on and applies a ground signal to the Track pins. After completing their internal soft-start initialization, the output of all modules will remain at zero volts while Q_1 is on.

10 ms after a valid input voltage has been applied to the modules, Q_1 may be turned off. This allows the track control voltage to automatically rise toward to the modules' input voltage. During this period the output voltage of each module will rise in unison with other modules, to its respective set-point voltage.

Figure 3-6 shows the output voltage waveforms from the circuit of Figure 3-5 after the On/Off Control is set from a high to a low-level voltage. The waveforms, Vo₁ and Vo₂ represent the output voltages from the two power modules, U₁ (3.3 V) and U₂ (2 V) respectively. Vo₁ and Vo₂ are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. Power down is the reverse of power up, and is accomplished by lowering the track control voltage back to zero volts. The important constraint is that a valid input voltage must be maintained until the power down is complete. It also requires that Q_1 be turned off relatively slowly. This is so that the Track control voltage does not fall faster than Auto-Track's slew rate capability, which is 1 V/ms. The components R_1 and C_1 in Figure 3-5 limit the rate at which Q_1 can pull down the Track control voltage. The values of 100 k-ohm and 0.1 µF correlate to a decay rate of about 0.17 V/ms.


The power-down sequence is initiated with a low-to-high transition at the On/Off Control input to the circuit. Figure 3-7 shows the power-down waveforms. As the Track control voltage falls below the nominal set-point voltage of each power module, then its output voltage decays with all the other modules under Auto-Track control.

Notes on Use of Auto-TrackTM

- 1. The Track pin voltage must be allowed to rise above the module's set-point voltage before the module can regulate at its adjusted set-point voltage.
- 2. The Auto-Track function will track almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absloute maximum voltage that may be applied to the Track pin is the input voltage V_{in} .
- 4. The module will not follow a voltage at its Track control input until it has completed its soft-start initialization. This takes about 10 ms from the time that the module has sensed that a valid voltage has been applied its input. During this period, it is recommended that the Track pin be held at ground potential.
- 5. The module is capable of both sinking and sourcing current when following a voltage at its Track pin. Therefore startup into an output prebias cannot be supported when a module is under Auto-Track control. <u>Note</u>: A pre-bias holdoff is not necessary when all supply voltages rise simultaneously under the control of Auto-Track.
- 6. The Auto-Track function can be disabled by connecting the *Track* pin to the input voltage (V_{in}) . When Auto-Track is disabled, the output voltage will rise at a quicker and more linear rate after input power is applied.










Figure 3–6; Simultaneous Power Up with Auto-Track Control





Figure 3–7; Simultaneous Power Down with Auto-Track Control



Margin Up/Down Controls

The PTH12060, PTH12010, PTH12020, and PTH12030 products incorporate *Margin Up* and *Margin Down* control inputs. These controls allow the output voltage to be momentarily adjusted ¹, either up or down, by a nominal 5%. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. The ±5% change is applied to the adjusted output voltage, as set by the external resistor, R_{set} at the V_o *Adjust* pin.

The 5 % adjustment is made by pulling the appropriate margin control input directly to the *GND* terminal 2. A low-leakage open-drain device, such as an n-channel MOSFET or p-channel JFET is recommended for this purpose ³. Adjustments of less than 5 % can also be accommodated by adding series resistors to the control inputs. The value of the resistor can be selected from Table 3-2, or calculated using the following formula.

Up/Down Adjust Resistance Calculation

To reduce the margin adjustment to a value less than 5%, series resistors are required (See R_D and R_U in Figure 3-8). For the same amount of adjustment, the resistor value calculated for R_U and R_D will be the same. The formula is as follows.

$$R_{\rm U} \text{ or } R_{\rm D} = \frac{499}{\Delta\%} - 99.8 \qquad k\Omega$$

Where $\Delta\%$ = The desired amount of margin adjust in percent.


Figure 3–8; Margin Up/Down Application Schematic

<u>Notes</u>:

- 1. The *Margin Up*^{*} and *Margin Dn*^{*} controls were not intended to be activated simultaneously. If they are their affects on the output voltage may not completely cancel, resulting in the possibility of a slightly higher error in the output voltage set point.
- 2. The ground reference should be a direct connection to the module GND at pin 7 (pin 1 for the PTHxx050). This will produce a more accurate adjustment at the load circuit terminals. The transistors Q_1 and Q_2 should be located close to the regulator.
- 3. The Margin Up and Margin Dn control inputs are not compatible with devices that source voltage. This includes TTL logic. These are analog inputs and should only be controlled with a true open-drain device (preferably a discrete MOSFET transistor). The device selected should have low off-state leakage current. Each input sources 8 µA when grounded, and has an open-circuit voltage of 0.8 V.

Table 3-2; Margin Up/Down Resistor Values

% Adjust	R _U / R _D	
5	$0.0 \text{ k}\Omega$	
4	24.9 kΩ	
3	66.5 kΩ	
2	$150.0 \text{ k}\Omega$	
1	397.0 kΩ	





Pre-Bias Startup Capability


The capability to start up into an output pre-bias condition is now available to all the 12-V input, PTH series of power modules. (Note that this is a feature enhancement for the many of the W-suffix products) 1.

A pre-bias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes, sometimes used as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, such modules can sink as well as source output current. The 12-V input PTH modules all incorporate synchronous rectifiers, but will not sink current during startup, or whenever the Inhibit pin is held low. Startup includes an initial delay (approx. 8 - 15 ms), followed by the rise of the output voltage under the control of the module's internal soft-start mechanism; see Figure 3-9.

Conditions for Pre-Bias Holdoff

In order for the module to allow an output pre-bias voltage to exist (and not sink current), certain conditions must be maintained. The module holds off a pre-bias voltage when the Inhibit pin is held low, and whenver the output is allowed to rise under soft-start control. Power up under

Figure 3-9; PTH12020W Startup



soft-start control occurs upon the removal of the ground signal to the Inhibit pin (with input voltage applied), or when input power is applied with Auto-Track disabled ². To further ensure that the regulator doesn't sink output current, (even with a ground signal applied to its Inhibit), the input voltage must always be greater than the applied pre-bias source. This condition must exist throughout the power-up sequence 3.


The soft-start period is complete when the output begins rising above the pre-bias voltage. Once it is complete the module functions as normal, and will sink current if a voltage higher than the nominal regulation value is applied to its output.

Note: If a pre-bias condition is not present, the soft-start period will be complete when the output voltage has risen to either the set-point voltage, or the voltage applied at the module's Track control pin, whichever is lowest.

Demonstration Circuit

Figure 3-10 shows the startup waveforms for the demonstration circuit shown in Figure 3-11. The initial rise in Vo_2 is the pre-bias voltage, which is passed from the VCCIO to the VCORE voltage rail through the ASIC. Note that the output current from the PTH12010L module (Io₂) is negligible until its output voltage rises above the applied pre-bias.

Figure 3–10; Pre-Bias Startup Waveforms



HORIZ SCALE: 10 ms/Div


<u>Notes</u>

- 1. Output pre-bias holdoff is an inherent feature to all PTH120x0L and PTV120x0W/L modules. It has now been incorporated into all modules (including W-suffix modules with part numbers of the form PTH120x0W), with a production lot date code of "0423" or later.
- 2. The pre-bias start-up feature is not compatible with Auto-Track. If the rise in the output is limited by the voltage applied to the *Track* control pin, the output will sink current during the period that the track control voltage is below that of the back-feeding source. For this reason, it is recommended that Auto-Track be disabled

when not being used. This is accomplished by connecting the *Track* pin to the input voltage, Vin. This raises the *Track* pin voltage well above the set-point voltage prior to the module's start up, thereby defeating the Auto-Track feature.

3. To further ensure that the regulator's output does not sink current when power is first applied (even with a ground signal applied to the *Inhibit* control pin), the input voltage <u>must</u> always be greater than the applied pre-bias source. This condition must exist <u>throughout</u> the power-up sequence of the power system.

Figure 3–11; Application Circuit Demonstrating Pre-Bias Startup





Remote Sense

Products with this feature incorporate an output voltage sense pin, V_o Sense. A remote sense improves the load regulation performance of the module by allowing it to compensate for any 'IR' voltage drop between its output and the load. An IR drop is caused by the high output current flowing through the small amount of pin and trace resistance.


To use this feature simply connect the V_o Sense pin to the V_{out} node, close to the load circuit (see data sheet standard application). If a sense pin is left open-circuit, an internal low-value resistor (15- Ω or less) connected between the pin and and the output node, ensures the output remains in regulation.

With the sense pin connected, the difference between the voltage measured directly between the V_{out} and GNDpins, and that measured from V_o Sense to GND, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 V.


<u>Note</u>: The remote sense feature is not designed to compensate for the forward drop of non-linear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.



MECHANICAL DATA



- D.
- E. Recommended keep out area for user components.
- TEXAS INSTRUMENTS www.ti.com



TEXAS INSTRUMENTS www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated