

## LT1352/LT1353

## Dual and Quad 250µA, 3MHz, 200V/µs Operational Amplifiers

### DESCRIPTION

The LT<sup>®</sup>1352/LT1353 are dual and quad, very low power, high speed operational amplifiers with outstanding AC and DC performance. The amplifiers feature much lower supply current and higher slew rate than devices with comparable bandwidth. The circuit combines the slewing performance of a current feedback amplifier in a true operational amplifier with matched high impedance inputs. The high slew rate ensures that the large-signal bandwidth is not degraded. Each output is capable of driving a 1k $\Omega$ load to ±13V with ±15V supplies and a 500 $\Omega$  load to ±3.4V on ±5V supplies.

The LT1352/LT1353 are members of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced complementary bipolar processing. For higher bandwidth devices with higher supply current see the LT1354 through LT1365 data sheets. Bandwidths of 12MHz, 25MHz, 50MHz and 70MHz are available with 1mA, 2mA, 4mA and 6mA of supply current per amplifier. Singles, duals and quads of each amplifier are available. The LT1352 is available in an 8-lead SO package. The LT1353 is offered in a 14-lead narrow surface mount package.

**L7**, LTC and LT are registered trademarks of Linear Technology Corporation. C-Load is a trademark of Linear Technology Corporation.


## FEATURES

- 3MHz Gain Bandwidth
- 200V/µs Slew Rate
- 250µA Supply Current per Amplifier
- C-Load<sup>™</sup> Op Amp Drives All Capacitive Loads
- Unity-Gain Stable
- Maximum Input Offset Voltage: 600µV
- Maximum Input Bias Current: 50nA
- Maximum Input Offset Current: 15nA
- Minimum DC Gain, R<sub>L</sub> = 2k: 30V/mV
- Input Noise Voltage: 14nV/√Hz
- Settling Time to 0.1%, 10V Step: 700ns
- Settling Time to 0.01%, 10V Step: 1.25µs
- Minimum Output Swing into 1k: ±13V
- Minimum Output Swing into 500Ω: ±3.4V
- Specified at ±2.5V, ±5V and ±15V
- Available in SO-8 Package
- LT1353 in Narrow Surface Mount Package


# **APPLICATIONS**

- Battery-Powered Systems
- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems
- Photodiode Amplifiers

# TYPICAL APPLICATION



#### Large-Signal Response



TECHNOLOGY

## **ABSOLUTE MAXIMUM RATINGS**


#### (Note 1)

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	36V
Differential Input Voltage (Transient Only, Note 2)	±10V
Input Voltage	$\pm V_S$
Output Short-Circuit Duration (Note 3) Inde	finite
Operating Temperature Range40°C to	85°C

Specified Temperature Range (Note 7)40°C to 85°C
Maximum Junction Temperature (See Below)

Plastic Package	150°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 sec)	.300°C

## PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

## **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	ТҮР	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage		±15V		0.2	0.6	mV
			±5V		0.2	0.6	mV
			±2.5V		0.3	0.8	mV
l <sub>OS</sub>	Input Offset Current		$\pm 2.5V$ to $\pm 15V$		5	15	nA
IB	Input Bias Current		$\pm 2.5V$ to $\pm 15V$		20	50	nA
en	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		14		nV/√Hz
i <sub>n</sub>	Input Noise Current	f = 10kHz	±2.5V to ±15V		0.5		pA/√Hz
R <sub>IN</sub>	Input Resistance	$V_{CM} = \pm 12V$	±15V	300	600		MΩ
		Differential	±15V		20		MΩ
CIN	Input Capacitance		±15V		3		pF
	Positive Input Voltage Range		±15V	12.0	13.5		V
			±5V	2.5	3.5		V
			±2.5V	0.5	1.0		V
	Negative Input Voltage Range		±15V		-13.5	-12.0	V
			±5V		-3.5	-2.5	V
			±2.5V		-1.0	-0.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	80	94		dB
		$V_{CM} = \pm 2.5 V$	±5V	78	86		dB
		$V_{CM} = \pm 0.5 V$	±2.5V	68	77		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V$ to $\pm 15 V$		90	106		dB
	· ·	•					13523fa



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	ТҮР	MAX	UNITS
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 5k$ $V_{OUT} = \pm 10V, R_L = 2k$ $V_{OUT} = \pm 10V, R_L = 1k$	±15V ±15V ±15V	40 30 20	80 60 40		V/mV V/mV V/mV
		$V_{OUT} = \pm 2.5V, R_L = 5k$	±13V ±5V	30	40 60		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 2k$	±5V	25	50		V/mV
		$V_{0UT} = \pm 2.5V, R_{L} = 1k$	±5V	15	30		V/mV
		$V_{OUT} = \pm 1V, R_L = 5k$	±2.5V	20	40		V/mV
V <sub>OUT</sub>	Output Swing	$R_L = 5k$ , $V_{IN} = \pm 10mV$	±15V	13.5	14.0		±V
		$R_L = 2k$ , $V_{IN} = \pm 10mV$	±15V	13.4	13.8		±V
		$R_L = 1k$ , $V_{IN} = \pm 10mV$	±15V	13.0	13.4		±V
		$R_{L} = 1k, V_{IN} = \pm 10mV$	±5V	3.5	4.0		±V
		$R_L = 500\Omega$ , $V_{IN} = \pm 10mV$	±5V	3.4	3.8		±V
		$R_L = 5k, V_{IN} = \pm 10mV$	±2.5V	1.3	1.7		±V
lout	Output Current	$V_{OUT} = \pm 13V$	±15V	13.0	13.4		mA
		$V_{OUT} = \pm 3.4 V$	±5V	6.8	7.6		mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	30	45		mA
SR SI	Slew Rate	$A_V = -1, R_L = 5k$ (Note 4)	±15V	120	200		V/µs
			±5V	30	50		V/µs
	Full-Power Bandwidth	10V Peak (Note 5)	±15V		3.2		MHz
		3V Peak (Note 5)	±5V		2.6		MHz
GBW	Gain Bandwidth	f = 200kHz, R <sub>L</sub> = 10k	±15V	2.0	3.0		MHz
			$\pm 5V$	1.8	2.7		MHz
			±2.5V		2.5		MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>V</sub> = 1, 10% to 90%, 0.1V	±15V		46		ns
			±5V		53		ns
	Overshoot	A <sub>V</sub> = 1, 0.1V	±15V		13		%
			±5V		16		%
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub> , 0.1V	±15V		41		ns
			±5V		52		ns
ts	Settling Time	10V Step, 0.1%, A <sub>V</sub> = -1	±15V		700		ns
0		10V Step, 0.01%, A <sub>V</sub> = -1	±15V		1250		ns
		5V Step, 0.1%, A <sub>V</sub> = -1	±5V		950		ns
		5V Step, 0.01%, A <sub>V</sub> = -1	±5V		1400		ns
R <sub>0</sub>	Output Resistance	$A_{V} = 1, f = 20 kHz$	±15V		1.5		Ω
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 2k$	±15V	101	120		dB
Is	Supply Current	Each Amplifier	±15V		250	320	μA
5		Each Amplifier	±5V		230	300	μA

#### $0^\circ C \leq T_A \leq 70^\circ C, \; V_{CM}$ = 0V unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V			0.8	mV
			±5V			0.8	mV
			±2.5V			1.0	mV
	Input V <sub>OS</sub> Drift	(Note 6)	$\pm 2.5V$ to $\pm 15V$		3	8	µV/°C
I <sub>OS</sub>	Input Offset Current		$\pm 2.5V$ to $\pm 15V$			20	nA
I <sub>B</sub>	Input Bias Current		$\pm 2.5V$ to $\pm 15V$			75	nA



## **ELECTRICAL CHARACTERISTICS** $0^{\circ}C \le T_A \le 70^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	78			dB
		$V_{CM} = \pm 2.5 V$	±5V	77			dB
		$V_{CM} = \pm 0.5 V$	±2.5V	67			dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V$ to $\pm 15 V$		89			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 5k$	±15V	25			V/mV
		$V_{OUT} = \pm 10V, R_L = 2k$	±15V	20			V/mV
		$V_{OUT} = \pm 2.5 V, R_{L} = 5 k$	±5V	20			V/mV
		$V_{OUT} = \pm 2.5V, R_{L} = 2k$	±5V	15			V/mV
		$V_{OUT} = \pm 2.5V, R_{L} = 1k$	±5V	10			V/mV
		$V_{OUT} = \pm 1V, R_L = 5k$	±2.5V	15			V/mV
V <sub>OUT</sub>	Output Swing	$R_L = 5k, V_{IN} = \pm 10mV$	±15V	13.4			±V
		$R_{L} = 2k, V_{IN} = \pm 10mV$	±15V	13.3			±V
		$R_{L} = 1k, V_{IN} = \pm 10mV$	±15V	12.0			±V
		$R_{L} = 1k, V_{IN} = \pm 10mV$	±5V	3.4			±V
		$R_{L}$ = 500 $\Omega$ , $V_{IN}$ = ±10mV	±5V	3.3			±V
		$R_L = 5k$ , $V_{IN} = \pm 10mV$	±2.5V	1.2			±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12V$	±15V	12.0			mA
		$V_{OUT} = \pm 3.3 V$	±5V	6.6			mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	24			mA
SR	Slew Rate	$A_{V} = -1, R_{I} = 5k$ (Note 4)	±15V	100			V/µs
			±5V	21			V/µs
GBW	Gain Bandwidth	f = 200kHz, R <sub>I</sub> = 10k	±15V	1.8			MHz
			$\pm 5V$	1.6			MHz
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 2k$	±15V	100			dB
Is	Supply Current	Each Amplifier	±15V			350	μA
-		Each Amplifier	±5V			330	μΑ

#### $-40^\circ C \leq T_A \leq 85^\circ C, \; V_{CM}$ = 0V unless otherwise noted (Note 7)

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V			1.0	mV
			±5V			1.0	mV
			±2.5V			1.2	mV
	Input V <sub>OS</sub> Drift	(Note 6)	±2.5V to ±15V		3	8	μV/°C
l <sub>os</sub>	Input Offset Current		$\pm 2.5V$ to $\pm 15V$			50	nA
IB	Input Bias Current		±2.5V to ±15V			100	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	76			dB
		$V_{CM} = \pm 2.5 V$	±5V	76			dB
		$V_{CM} = \pm 0.5 V$	±2.5V	66			dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V		87			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_{L} = 5k$	±15V	20			V/mV
		$V_{0UT} = \pm 10V, R_{L} = 2k$	±15V	15			V/mV
		$V_{OUT} = \pm 2.5V, R_{L} = 5k$	±5V	15			V/mV
		$V_{0UT} = \pm 2.5V, R_{L} = 2k$	±5V	10			V/mV
		$V_{0UT} = \pm 2.5V, R_{L} = 1k$	±5V	8			V/mV
		$V_{OUT} = \pm 1V, R_L = 5k$	±2.5V	10			V/mV



### $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad -40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}, \ V_{\text{CM}} = 0V \ \text{unless otherwise noted (Note 7)}$

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
V <sub>OUT</sub>	Output Swing	$R_{L} = 5k, V_{IN} = \pm 10mV$	±15V	13.3			±V
		$R_{L} = 2k, V_{IN} = \pm 10mV$	±15V	13.2			±V
		$R_L = 1k$ , $V_{IN} = \pm 10mV$	±15V	10.0			±V
		$R_L = 1k$ , $V_{IN} = \pm 10mV$	±5V	3.3			±V
		$R_{L}$ = 500 $\Omega$ , $V_{IN}$ = ±10mV	±5V	3.2			±V
		$R_L = 5k, V_{IN} = \pm 10mV$	±2.5V	1.1			±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 10V$	±15V	10.0			mA
		$V_{OUT} = \pm 3.2 V$	±5V	6.4			mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	20			mA
SR	Slew Rate	$A_{V} = -1, R_{I} = 5k$ (Note 4)	±15V	50			V/µs
			±5V	15			V/µs
GBW	Gain Bandwidth	$f = 200 \text{ kHz}, R_1 = 10 \text{ k}$	±15V	1.6			MHz
			± 5V	1.4			MHz
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 2k$	±15V	99			dB
Is	Supply Current	Each Amplifier	±15V			380	μA
-		Each Amplifier	±5V			350	μΑ

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Differential inputs of  $\pm 10V$  are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

**Note 3:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Slew rate is measured between  $\pm 8V$  on the output with  $\pm 12V$ 


input for  $\pm 15\text{V}$  supplies and  $\pm 2\text{V}$  on the output with  $\pm 3\text{V}$  input for  $\pm 5\text{V}$  supplies.


**Note 5:** Full-power bandwidth is calculated from the slew rate measurement: FPBW = (Slew Rate)/ $2\pi V_{P}$ .

Note 6: This parameter is not 100% tested.


**Note 7:** The LT1352C/LT1353C are guaranteed to meet specified performance from 0°C to 70°C. The LT1352C/LT1353C are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1352I/LT1353I are guaranteed to meet specified performance from -40°C to 85°C.

## **TYPICAL PERFORMANCE CHARACTERISTICS**







#### Input Bias Current vs Input Common Mode Voltage














LINEAR TECHNOLOGY

















Undistorted Output Swing vs Frequency (±15V)









Slew Rate vs Input Level



Undistorted Output Swing vs Frequency (±5V)




**Capacitive Load Handling** 









## **APPLICATIONS INFORMATION**

#### Layout and Passive Components

The LT1352/LT1353 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths and RF-quality bypass capacitors (0.01 $\mu$ F to 0.1 $\mu$ F). For high drive current applications use low ESR bypass capacitors (1 $\mu$ F to 10 $\mu$ F tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or even oscillations. If feedback resistors greater than 10k are used, a parallel capacitor of value,  $C_F > (R_G)(C_{IN}/R_F)$ , should be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is one and a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ . An example would be an I-to-V converter as shown in the Typical Applications section.

### **Capacitive Loading**

The LT1352/LT1353 are stable with any capacitive load. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. Graphs of Frequency Response vs Capacitive Load, Capacitive Load Handling and the transient response photos clearly show these effects.

### **Input Considerations**

Each of the LT1352/LT1353 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for



## **APPLICATIONS INFORMATION**

applications where DC accuracy must be maximized. The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs. Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

### **Circuit Operation**

The LT1352/LT1353 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the Simplified Schematic.

The inputs are buffered by complementary NPN and PNP emitter followers which drive R1, a 1k resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node and compensation capacitor  $C_T$ . Complementary followers form an output stage which buffers the gain node from the load. The output devices Q19 and Q22 are connected to form a composite PNP and a composite NPN.

The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the high impedance node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step whereas the same output step in unity gain has a 10 times greater input step. The graph Slew Rate vs Input Level illustrates this relationship. In higher gain configurations the largesignal performance and the small-signal performance both look like a single pole response.

Capacitive load compensation is provided by the  $R_C$ ,  $C_C$  network which is bootstrapped across the output stage. When the amplifier is driving a light load the network has no effect. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier and a zero is created by the RC combination, both of which improve the phase margin. The design ensures that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

### **Power Dissipation**

The LT1352/LT1353 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature of 150°C under certain conditions. Maximum junction temperature  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  as follows:

$$\begin{array}{ll} LT1352CN8: \ T_J = T_A + (P_D)(130^{\circ}C/W) \\ LT1352CS8: \ T_J = T_A + (P_D)(190^{\circ}C/W) \\ LT1353CS: \ T_J = T_A + (P_D)(150^{\circ}C/W) \end{array}$$


Worst-case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier P<sub>D(MAX)</sub> is:

$$P_{D(MAX)} = (V^{+} - V^{-})(I_{S(MAX)}) + (V^{+}/2)^{2}/R_{L} \text{ or} (V^{+} - V^{-})(I_{S(MAX)}) + (V^{+} - V_{MAX})(I_{MAX})$$

Example: LT1353 in S14 at 85°C, V\_S = ±15V, R\_L = 500 \Omega, V\_{OUT} = ±5V (±10mA)


 $P_{D(MAX)} = (30V)(380\mu A) + (15V - 5V)(10mA) = 111mW$  $T_J = 85^{\circ}C + (4)(111mW)(150^{\circ}C/W) = 152^{\circ}C$ 

### SIMPLIFIED SCHEMATIC






## TYPICAL APPLICATIONS



400kHz Photodiode Preamp with 10kHz Highpass Loop





### PACKAGE DESCRIPTION

.400\* (10.160) MAX 8 7 6 5 .255 ± .015\*  $(\overline{6.477\pm0.381})$ 4 1 2 3 <u>.045 - .065</u> (1.143 - 1.651)  $.130\pm.005$ .300 – .325  $(\overline{3.302 \pm 0.127})$ (7.620 - 8.255).065 (1.651) TYP .008 – .015 A .120  $(\overline{0.203 - 0.381})$ (3.048) .020 .325 +.035 -.015 MIN (0.508)  $.018 \pm .003$ MIN .100 (8.255<sup>+0.889</sup> -0.381) (2.54)  $(\overline{0.457 \pm 0.076})$ N8 1002 BSC


N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)

NOTE:


1. DIMENSIONS ARE MILLIMETERS

\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)





### PACKAGE DESCRIPTION




S Package 14-Lead Plastic Small Outline (Narrow .150 Inch)

 THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)



## TYPICAL APPLICATIONS



#### 20kHz, 4th Order Butterworth Filter

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1351	250µА, 3MHz, 200V/µs Ор Атр	Good DC Precision, C-Load Stable, Power Saving Shutdown
LT1354/55/56	Single/Dual/Quad 1mA, 12MHz, 400V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads

